Commit aaf145c4 authored by Aaron Carroll's avatar Aaron Carroll Committed by Øyvind Harboe
Browse files

omap4430: fix reset sequence



* Write to the PRM reset control register should have been 'phys';
* Setup empty reset-assert handlers for the M3's, since the board-level reset
  takes care of them;
* Remove the dbginit cruft, because it gets called implicitly on reset.
Signed-off-by: default avatarAaron Carroll <aaronc@cse.unsw.edu.au>
parent efcea830
......@@ -92,15 +92,10 @@ jtag configure $_CHIPNAME.jrc -event setup "
jtag tapenable $_CHIPNAME.m31_dap
"
proc omap4_dbginit {target} {
# General Cortex A9 debug initialisation
cortex_a9 dbginit
}
$_TARGETNAME configure -event reset-assert-post "omap4_dbginit $_TARGETNAME"
# Assume SRST is unavailable (e.g. TI-14 JTAG), so we must assert reset
# ourselves using PRM_RSTCTRL. 1 is a warm reset, 2 a cold reset.
set PRM_RSTCTRL 0x4A307B00
$_TARGETNAME configure -event reset-assert "$_TARGETNAME mww $PRM_RSTCTRL 0x1"
$_TARGETNAME configure -event reset-assert "$_TARGETNAME mww phys $PRM_RSTCTRL 0x1"
$_CHIPNAME.m30 configure -event reset-assert { }
$_CHIPNAME.m31 configure -event reset-assert { }
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment