armv7m.c 24.6 KB
Newer Older
1
2
3
/***************************************************************************
 *   Copyright (C) 2005 by Dominic Rath                                    *
 *   Dominic.Rath@gmx.de                                                   *
oharboe's avatar
oharboe committed
4
 *                                                                         *
5
6
7
 *   Copyright (C) 2006 by Magnus Lundin                                   *
 *   lundin@mlu.mine.nu                                                    *
 *                                                                         *
8
9
10
 *   Copyright (C) 2008 by Spencer Oliver                                  *
 *   spen@spen-soft.co.uk                                                  *
 *                                                                         *
11
 *   Copyright (C) 2007,2008 Øyvind Harboe                                 *
12
13
 *   oyvind.harboe@zylin.com                                               *
 *                                                                         *
14
15
16
17
18
19
20
21
22
23
24
25
26
27
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, write to the                         *
 *   Free Software Foundation, Inc.,                                       *
 *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
28
29
30
31
 *                                                                         *
 *	ARMv7-M Architecture, Application Level Reference Manual           *
 *              ARM DDI 0405C (September 2008)                             *
 *                                                                         *
32
33
34
35
36
37
38
39
40
41
42
43
44
45
 ***************************************************************************/
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif

#include "armv7m.h"


#if 0
#define _DEBUG_INSTRUCTION_EXECUTION_
#endif

char* armv7m_mode_strings[] =
{
46
	"Thread", "Thread (User)", "Handler",
47
48
49
50
};

char* armv7m_exception_strings[] =
{
51
52
53
54
	"", "Reset", "NMI", "HardFault",
	"MemManage", "BusFault", "UsageFault", "RESERVED",
	"RESERVED", "RESERVED", "RESERVED", "SVCall",
	"DebugMonitor", "RESERVED", "PendSV", "SysTick"
55
56
57
58
};

char* armv7m_core_reg_list[] =
{
59
	/* Registers accessed through core debug */
60
61
62
	"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11", "r12",
	"sp", "lr", "pc",
	"xPSR", "msp", "psp",
63
64
	/* reg 20 has 4 bytes: CONTROL, FAULTMASK, BASEPRI, PRIMASK */
	"spec20",
65
66
};

67
uint8_t armv7m_gdb_dummy_fp_value[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
68
69
70
71
72
73

reg_t armv7m_gdb_dummy_fp_reg =
{
	"GDB dummy floating-point register", armv7m_gdb_dummy_fp_value, 0, 1, 96, NULL, 0, NULL, 0
};

74
uint8_t armv7m_gdb_dummy_fps_value[] = {0, 0, 0, 0};
75
76
77
78
79
80

reg_t armv7m_gdb_dummy_fps_reg =
{
	"GDB dummy floating-point status register", armv7m_gdb_dummy_fps_value, 0, 1, 32, NULL, 0, NULL, 0
};

81
#ifdef ARMV7_GDB_HACKS
82
uint8_t armv7m_gdb_dummy_cpsr_value[] = {0, 0, 0, 0};
83
84
85
86
87
88
89

reg_t armv7m_gdb_dummy_cpsr_reg =
{
	"GDB dummy cpsr register", armv7m_gdb_dummy_cpsr_value, 0, 1, 32, NULL, 0, NULL, 0
};
#endif

90
armv7m_core_reg_t armv7m_core_reg_list_arch_info[] =
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
{
	/*  CORE_GP are accesible using the core debug registers */
	{0, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{1, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{2, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{3, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{4, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{5, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{6, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{7, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{8, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{9, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{10, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{11, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{12, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
	{13, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
107
	{14, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},
108
109
110
111
112
113
	{15, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL},

	{16, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL}, /* xPSR */
	{17, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL}, /* MSP */
	{18, ARMV7M_REGISTER_CORE_GP, ARMV7M_MODE_ANY, NULL, NULL}, /* PSP */

114
115
116
117
118
	/* FIXME the register numbers here are core-specific.
	 * Numbers 0..18 above work for all Cortex-M3 revisions.
	 * Number 20 below works for CM3 r2p0 and later.
	 */
	{20, ARMV7M_REGISTER_CORE_SP, ARMV7M_MODE_ANY, NULL, NULL},
119
120
121
};

int armv7m_core_reg_arch_type = -1;
122
int armv7m_dummy_core_reg_arch_type = -1;
123

124
125
126
int armv7m_restore_context(target_t *target)
{
	int i;
127

128
129
130
	/* get pointers to arch-specific information */
	armv7m_common_t *armv7m = target->arch_info;

131
	LOG_DEBUG(" ");
132
133
134

	if (armv7m->pre_restore_context)
		armv7m->pre_restore_context(target);
135

136
	for (i = ARMV7NUMCOREREGS-1; i >= 0; i--)
137
138
139
140
141
142
	{
		if (armv7m->core_cache->reg_list[i].dirty)
		{
			armv7m->write_core_reg(target, i);
		}
	}
143

144
145
	if (armv7m->post_restore_context)
		armv7m->post_restore_context(target);
146
147

	return ERROR_OK;
148
149
}

150
151
152
/* Core state functions */
char *armv7m_exception_string(int number)
{
153
	static char enamebuf[32];
154

ntfreak's avatar
ntfreak committed
155
156
157
158
159
	if ((number < 0) | (number > 511))
		return "Invalid exception";
	if (number < 16)
		return armv7m_exception_strings[number];
	sprintf(enamebuf, "External Interrupt(%i)", number - 16);
160
161
162
163
164
165
166
167
168
	return enamebuf;
}

int armv7m_get_core_reg(reg_t *reg)
{
	int retval;
	armv7m_core_reg_t *armv7m_reg = reg->arch_info;
	target_t *target = armv7m_reg->target;
	armv7m_common_t *armv7m_target = target->arch_info;
169

170
171
172
173
174
175
	if (target->state != TARGET_HALTED)
	{
		return ERROR_TARGET_NOT_HALTED;
	}

	retval = armv7m_target->read_core_reg(target, armv7m_reg->num);
176

177
178
179
	return retval;
}

180
int armv7m_set_core_reg(reg_t *reg, uint8_t *buf)
181
182
183
{
	armv7m_core_reg_t *armv7m_reg = reg->arch_info;
	target_t *target = armv7m_reg->target;
184
	uint32_t value = buf_get_u32(buf, 0, 32);
185

186
187
188
189
	if (target->state != TARGET_HALTED)
	{
		return ERROR_TARGET_NOT_HALTED;
	}
190

191
192
193
194
195
196
197
198
199
	buf_set_u32(reg->value, 0, 32, value);
	reg->dirty = 1;
	reg->valid = 1;

	return ERROR_OK;
}

int armv7m_read_core_reg(struct target_s *target, int num)
{
200
	uint32_t reg_value;
201
202
	int retval;
	armv7m_core_reg_t * armv7m_core_reg;
203

204
205
	/* get pointers to arch-specific information */
	armv7m_common_t *armv7m = target->arch_info;
206

207
208
209
210
211
212
	if ((num < 0) || (num >= ARMV7NUMCOREREGS))
		return ERROR_INVALID_ARGUMENTS;

	armv7m_core_reg = armv7m->core_cache->reg_list[num].arch_info;
	retval = armv7m->load_core_reg_u32(target, armv7m_core_reg->type, armv7m_core_reg->num, &reg_value);
	buf_set_u32(armv7m->core_cache->reg_list[num].value, 0, 32, reg_value);
213
214
	armv7m->core_cache->reg_list[num].valid = 1;
	armv7m->core_cache->reg_list[num].dirty = 0;
215

216
	return retval;
217
218
219
220
221
}

int armv7m_write_core_reg(struct target_s *target, int num)
{
	int retval;
222
	uint32_t reg_value;
223
	armv7m_core_reg_t *armv7m_core_reg;
224

225
226
227
228
229
	/* get pointers to arch-specific information */
	armv7m_common_t *armv7m = target->arch_info;

	if ((num < 0) || (num >= ARMV7NUMCOREREGS))
		return ERROR_INVALID_ARGUMENTS;
230

231
232
233
234
235
	reg_value = buf_get_u32(armv7m->core_cache->reg_list[num].value, 0, 32);
	armv7m_core_reg = armv7m->core_cache->reg_list[num].arch_info;
	retval = armv7m->store_core_reg_u32(target, armv7m_core_reg->type, armv7m_core_reg->num, reg_value);
	if (retval != ERROR_OK)
	{
236
		LOG_ERROR("JTAG failure");
237
		armv7m->core_cache->reg_list[num].dirty = armv7m->core_cache->reg_list[num].valid;
ntfreak's avatar
ntfreak committed
238
		return ERROR_JTAG_DEVICE_ERROR;
239
	}
duane's avatar
duane committed
240
	LOG_DEBUG("write core reg %i value 0x%" PRIx32 "", num , reg_value);
241
242
	armv7m->core_cache->reg_list[num].valid = 1;
	armv7m->core_cache->reg_list[num].dirty = 0;
243

244
245
246
247
248
249
250
251
	return ERROR_OK;
}

int armv7m_invalidate_core_regs(target_t *target)
{
	/* get pointers to arch-specific information */
	armv7m_common_t *armv7m = target->arch_info;
	int i;
252

253
254
255
256
257
	for (i = 0; i < armv7m->core_cache->num_regs; i++)
	{
		armv7m->core_cache->reg_list[i].valid = 0;
		armv7m->core_cache->reg_list[i].dirty = 0;
	}
258

259
260
261
262
263
264
265
266
	return ERROR_OK;
}

int armv7m_get_gdb_reg_list(target_t *target, reg_t **reg_list[], int *reg_list_size)
{
	/* get pointers to arch-specific information */
	armv7m_common_t *armv7m = target->arch_info;
	int i;
267

268
269
	*reg_list_size = 26;
	*reg_list = malloc(sizeof(reg_t*) * (*reg_list_size));
270

271
	for (i = 0; i < 16; i++)
272
	{
273
		(*reg_list)[i] = &armv7m->core_cache->reg_list[i];
274
	}
275

276
277
278
279
	for (i = 16; i < 24; i++)
	{
		(*reg_list)[i] = &armv7m_gdb_dummy_fp_reg;
	}
280

281
	(*reg_list)[24] = &armv7m_gdb_dummy_fps_reg;
282
283
284
285

#ifdef ARMV7_GDB_HACKS
	/* use dummy cpsr reg otherwise gdb may try and set the thumb bit */
	(*reg_list)[25] = &armv7m_gdb_dummy_cpsr_reg;
286

287
288
	/* ARMV7M is always in thumb mode, try to make GDB understand this
	 * if it does not support this arch */
289
	*((char*)armv7m->core_cache->reg_list[15].value) |= 1;
290
#else
291
	(*reg_list)[25] = &armv7m->core_cache->reg_list[ARMV7M_xPSR];
292
293
#endif

294
295
296
	return ERROR_OK;
}

297
/* run to exit point. return error if exit point was not reached. */
298
static int armv7m_run_and_wait(struct target_s *target, uint32_t entry_point, int timeout_ms, uint32_t exit_point, armv7m_common_t *armv7m)
299
{
300
	uint32_t pc;
301
302
	int retval;
	/* This code relies on the target specific  resume() and  poll()->debug_entry()
303
	 * sequence to write register values to the processor and the read them back */
zwelch's avatar
zwelch committed
304
	if ((retval = target_resume(target, 0, entry_point, 1, 1)) != ERROR_OK)
305
306
307
308
309
	{
		return retval;
	}

	retval = target_wait_state(target, TARGET_HALTED, timeout_ms);
310
	/* If the target fails to halt due to the breakpoint, force a halt */
311
312
	if (retval != ERROR_OK || target->state != TARGET_HALTED)
	{
zwelch's avatar
zwelch committed
313
		if ((retval = target_halt(target)) != ERROR_OK)
314
			return retval;
zwelch's avatar
zwelch committed
315
		if ((retval = target_wait_state(target, TARGET_HALTED, 500)) != ERROR_OK)
316
317
318
319
320
321
322
323
324
		{
			return retval;
		}
		return ERROR_TARGET_TIMEOUT;
	}

	armv7m->load_core_reg_u32(target, ARMV7M_REGISTER_CORE_GP, 15, &pc);
	if (pc != exit_point)
	{
duane's avatar
duane committed
325
		LOG_DEBUG("failed algoritm halted at 0x%" PRIx32 " ", pc);
326
327
328
329
330
331
		return ERROR_TARGET_TIMEOUT;
	}

	return ERROR_OK;
}

332
int armv7m_run_algorithm(struct target_s *target, int num_mem_params, mem_param_t *mem_params, int num_reg_params, reg_param_t *reg_params, uint32_t entry_point, uint32_t exit_point, int timeout_ms, void *arch_info)
333
{
334
	/* get pointers to arch-specific information */
335
336
	armv7m_common_t *armv7m = target->arch_info;
	armv7m_algorithm_t *armv7m_algorithm_info = arch_info;
337
	enum armv7m_mode core_mode = armv7m->core_mode;
338
339
	int retval = ERROR_OK;
	int i;
340
	uint32_t context[ARMV7NUMCOREREGS];
341

342
343
	if (armv7m_algorithm_info->common_magic != ARMV7M_COMMON_MAGIC)
	{
344
		LOG_ERROR("current target isn't an ARMV7M target");
345
346
		return ERROR_TARGET_INVALID;
	}
347

348
349
	if (target->state != TARGET_HALTED)
	{
350
		LOG_WARNING("target not halted");
351
352
		return ERROR_TARGET_NOT_HALTED;
	}
353

354
	/* refresh core register cache */
355
	/* Not needed if core register cache is always consistent with target process state */
356
357
358
359
360
361
	for (i = 0; i < ARMV7NUMCOREREGS; i++)
	{
		if (!armv7m->core_cache->reg_list[i].valid)
			armv7m->read_core_reg(target, i);
		context[i] = buf_get_u32(armv7m->core_cache->reg_list[i].value, 0, 32);
	}
362

363
364
	for (i = 0; i < num_mem_params; i++)
	{
zwelch's avatar
zwelch committed
365
		if ((retval = target_write_buffer(target, mem_params[i].address, mem_params[i].size, mem_params[i].value)) != ERROR_OK)
366
			return retval;
367
	}
368

369
370
371
	for (i = 0; i < num_reg_params; i++)
	{
		reg_t *reg = register_get_by_name(armv7m->core_cache, reg_params[i].reg_name, 0);
372
//		uint32_t regvalue;
373

374
375
		if (!reg)
		{
376
			LOG_ERROR("BUG: register '%s' not found", reg_params[i].reg_name);
377
378
			exit(-1);
		}
379

380
381
		if (reg->size != reg_params[i].size)
		{
382
			LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params[i].reg_name);
383
384
			exit(-1);
		}
385

mlu's avatar
mlu committed
386
//		regvalue = buf_get_u32(reg_params[i].value, 0, 32);
387
388
		armv7m_set_core_reg(reg, reg_params[i].value);
	}
389

390
391
392
393
394
395
396
397
	/* NOTE:  CONTROL is bits 31:24 of SPEC20 register, if it's present;
	 * holding a two-bit field.
	 *
	 * FIXME need a solution using ARMV7M_T_MSR().  Use it at least for
	 * earlier cores.
	 */
	if (armv7m_algorithm_info->core_mode != ARMV7M_MODE_ANY
			&& armv7m->has_spec20)
398
399
	{
		LOG_DEBUG("setting core_mode: 0x%2.2x", armv7m_algorithm_info->core_mode);
400
401
402
403
404

		buf_set_u32(armv7m->core_cache->reg_list[ARMV7M_SPEC20].value,
				24, 2, armv7m_algorithm_info->core_mode);
		armv7m->core_cache->reg_list[ARMV7M_SPEC20].dirty = 1;
		armv7m->core_cache->reg_list[ARMV7M_SPEC20].valid = 1;
405
	}
406

ntfreak's avatar
ntfreak committed
407
	/* ARMV7M always runs in Thumb state */
408
	if ((retval = breakpoint_add(target, exit_point, 2, BKPT_SOFT)) != ERROR_OK)
409
	{
410
		LOG_ERROR("can't add breakpoint to finish algorithm execution");
411
412
		return ERROR_TARGET_FAILURE;
	}
413

414
	retval = armv7m_run_and_wait(target, entry_point, timeout_ms, exit_point, armv7m);
415

416
	breakpoint_remove(target, exit_point);
417

418
	if (retval != ERROR_OK)
oharboe's avatar
oharboe committed
419
	{
420
		return retval;
421
	}
422

423
424
425
426
	/* Read memory values to mem_params[] */
	for (i = 0; i < num_mem_params; i++)
	{
		if (mem_params[i].direction != PARAM_OUT)
zwelch's avatar
zwelch committed
427
			if ((retval = target_read_buffer(target, mem_params[i].address, mem_params[i].size, mem_params[i].value)) != ERROR_OK)
428
429
430
			{
				return retval;
			}
431
	}
432

433
434
435
436
437
	/* Copy core register values to reg_params[] */
	for (i = 0; i < num_reg_params; i++)
	{
		if (reg_params[i].direction != PARAM_OUT)
		{
438
			reg_t *reg = register_get_by_name(armv7m->core_cache, reg_params[i].reg_name, 0);
439

440
441
			if (!reg)
			{
442
				LOG_ERROR("BUG: register '%s' not found", reg_params[i].reg_name);
443
444
				exit(-1);
			}
445

446
447
			if (reg->size != reg_params[i].size)
			{
448
				LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params[i].reg_name);
449
450
				exit(-1);
			}
451

452
453
454
			buf_set_u32(reg_params[i].value, 0, 32, buf_get_u32(reg->value, 0, 32));
		}
	}
455

456
457
	for (i = ARMV7NUMCOREREGS-1; i >= 0; i--)
	{
458
		uint32_t regvalue;
459
460
461
		regvalue = buf_get_u32(armv7m->core_cache->reg_list[i].value, 0, 32);
		if (regvalue != context[i])
		{
duane's avatar
duane committed
462
			LOG_DEBUG("restoring register %s with value 0x%8.8" PRIx32 "", armv7m->core_cache->reg_list[i].name, context[i]);
463
464
465
466
			buf_set_u32(armv7m->core_cache->reg_list[i].value, 0, 32, context[i]);
			armv7m->core_cache->reg_list[i].valid = 1;
			armv7m->core_cache->reg_list[i].dirty = 1;
		}
467
	}
468

469
	armv7m->core_mode = core_mode;
470

471
472
473
	return retval;
}

474
int armv7m_arch_state(struct target_s *target)
475
476
477
{
	/* get pointers to arch-specific information */
	armv7m_common_t *armv7m = target->arch_info;
478

duane's avatar
duane committed
479
	LOG_USER("target halted due to %s, current mode: %s %s\nxPSR: 0x%8.8" PRIx32 " pc: 0x%8.8" PRIx32 "",
480
		 Jim_Nvp_value2name_simple(nvp_target_debug_reason,target->debug_reason)->name,
481
482
483
484
		armv7m_mode_strings[armv7m->core_mode],
		armv7m_exception_string(armv7m->exception_number),
		buf_get_u32(armv7m->core_cache->reg_list[ARMV7M_xPSR].value, 0, 32),
		buf_get_u32(armv7m->core_cache->reg_list[15].value, 0, 32));
485

486
487
488
489
490
491
492
493
494
495
496
497
498
499
	return ERROR_OK;
}

reg_cache_t *armv7m_build_reg_cache(target_t *target)
{
	/* get pointers to arch-specific information */
	armv7m_common_t *armv7m = target->arch_info;

	int num_regs = ARMV7NUMCOREREGS;
	reg_cache_t **cache_p = register_get_last_cache_p(&target->reg_cache);
	reg_cache_t *cache = malloc(sizeof(reg_cache_t));
	reg_t *reg_list = malloc(sizeof(reg_t) * num_regs);
	armv7m_core_reg_t *arch_info = malloc(sizeof(armv7m_core_reg_t) * num_regs);
	int i;
500

501
	if (armv7m_core_reg_arch_type == -1)
502
	{
503
		armv7m_core_reg_arch_type = register_reg_arch_type(armv7m_get_core_reg, armv7m_set_core_reg);
504
	}
505

506
	register_init_dummy(&armv7m_gdb_dummy_fps_reg);
507
#ifdef ARMV7_GDB_HACKS
508
	register_init_dummy(&armv7m_gdb_dummy_cpsr_reg);
509
#endif
510
	register_init_dummy(&armv7m_gdb_dummy_fp_reg);
511
512

	/* Build the process context cache */
513
514
515
516
517
518
	cache->name = "arm v7m registers";
	cache->next = NULL;
	cache->reg_list = reg_list;
	cache->num_regs = num_regs;
	(*cache_p) = cache;
	armv7m->core_cache = cache;
519

520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
	for (i = 0; i < num_regs; i++)
	{
		arch_info[i] = armv7m_core_reg_list_arch_info[i];
		arch_info[i].target = target;
		arch_info[i].armv7m_common = armv7m;
		reg_list[i].name = armv7m_core_reg_list[i];
		reg_list[i].size = 32;
		reg_list[i].value = calloc(1, 4);
		reg_list[i].dirty = 0;
		reg_list[i].valid = 0;
		reg_list[i].bitfield_desc = NULL;
		reg_list[i].num_bitfields = 0;
		reg_list[i].arch_type = armv7m_core_reg_arch_type;
		reg_list[i].arch_info = &arch_info[i];
	}
535

536
	return cache;
537
538
539
540
541
}

int armv7m_init_target(struct command_context_s *cmd_ctx, struct target_s *target)
{
	armv7m_build_reg_cache(target);
542

543
544
545
546
547
548
	return ERROR_OK;
}

int armv7m_init_arch_info(target_t *target, armv7m_common_t *armv7m)
{
	/* register arch-specific functions */
549

550
551
552
	target->arch_info = armv7m;
	armv7m->read_core_reg = armv7m_read_core_reg;
	armv7m->write_core_reg = armv7m_write_core_reg;
553

554
555
556
	return ERROR_OK;
}

557
int armv7m_checksum_memory(struct target_s *target, uint32_t address, uint32_t count, uint32_t* checksum)
ntfreak's avatar
ntfreak committed
558
559
560
561
562
{
	working_area_t *crc_algorithm;
	armv7m_algorithm_t armv7m_info;
	reg_param_t reg_params[2];
	int retval;
563

zwelch's avatar
zwelch committed
564
	uint16_t cortex_m3_crc_code[] = {
ntfreak's avatar
ntfreak committed
565
566
567
568
569
570
571
572
573
		0x4602,					/* mov	r2, r0 */
		0xF04F, 0x30FF,			/* mov	r0, #0xffffffff */
		0x460B,					/* mov	r3, r1 */
		0xF04F, 0x0400,			/* mov	r4, #0 */
		0xE013,					/* b	ncomp */
								/* nbyte: */
		0x5D11,					/* ldrb	r1, [r2, r4] */
		0xF8DF, 0x7028,			/* ldr		r7, CRC32XOR */
		0xEA80, 0x6001,			/* eor		r0, r0, r1, asl #24 */
574

ntfreak's avatar
ntfreak committed
575
576
577
578
579
580
581
582
583
584
		0xF04F, 0x0500,			/* mov		r5, #0 */
								/* loop: */
		0x2800,					/* cmp		r0, #0 */
		0xEA4F, 0x0640,			/* mov		r6, r0, asl #1 */
		0xF105, 0x0501,			/* add		r5, r5, #1 */
		0x4630,					/* mov		r0, r6 */
		0xBFB8,					/* it		lt */
		0xEA86, 0x0007,			/* eor		r0, r6, r7 */
		0x2D08, 				/* cmp		r5, #8 */
		0xD1F4,					/* bne		loop */
585

ntfreak's avatar
ntfreak committed
586
587
588
589
590
591
592
593
594
		0xF104, 0x0401,			/* add	r4, r4, #1 */
								/* ncomp: */
		0x429C,					/* cmp	r4, r3 */
		0xD1E9,					/* bne	nbyte */
								/* end: */
		0xE7FE,					/* b	end */
		0x1DB7, 0x04C1			/* CRC32XOR:	.word 0x04C11DB7 */
	};

595
	uint32_t i;
596

ntfreak's avatar
ntfreak committed
597
598
599
600
	if (target_alloc_working_area(target, sizeof(cortex_m3_crc_code), &crc_algorithm) != ERROR_OK)
	{
		return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
	}
601

ntfreak's avatar
ntfreak committed
602
	/* convert flash writing code into a buffer in target endianness */
zwelch's avatar
zwelch committed
603
	for (i = 0; i < (sizeof(cortex_m3_crc_code)/sizeof(uint16_t)); i++)
zwelch's avatar
zwelch committed
604
		if ((retval = target_write_u16(target, crc_algorithm->address + i*sizeof(uint16_t), cortex_m3_crc_code[i])) != ERROR_OK)
605
606
607
		{
			return retval;
		}
608

ntfreak's avatar
ntfreak committed
609
610
	armv7m_info.common_magic = ARMV7M_COMMON_MAGIC;
	armv7m_info.core_mode = ARMV7M_MODE_ANY;
611

ntfreak's avatar
ntfreak committed
612
613
	init_reg_param(&reg_params[0], "r0", 32, PARAM_IN_OUT);
	init_reg_param(&reg_params[1], "r1", 32, PARAM_OUT);
614

ntfreak's avatar
ntfreak committed
615
616
	buf_set_u32(reg_params[0].value, 0, 32, address);
	buf_set_u32(reg_params[1].value, 0, 32, count);
617

zwelch's avatar
zwelch committed
618
	if ((retval = target_run_algorithm(target, 0, NULL, 2, reg_params,
ntfreak's avatar
ntfreak committed
619
620
		crc_algorithm->address, crc_algorithm->address + (sizeof(cortex_m3_crc_code)-6), 20000, &armv7m_info)) != ERROR_OK)
	{
621
		LOG_ERROR("error executing cortex_m3 crc algorithm");
ntfreak's avatar
ntfreak committed
622
623
624
625
626
		destroy_reg_param(&reg_params[0]);
		destroy_reg_param(&reg_params[1]);
		target_free_working_area(target, crc_algorithm);
		return retval;
	}
627

ntfreak's avatar
ntfreak committed
628
	*checksum = buf_get_u32(reg_params[0].value, 0, 32);
629

ntfreak's avatar
ntfreak committed
630
631
	destroy_reg_param(&reg_params[0]);
	destroy_reg_param(&reg_params[1]);
632

ntfreak's avatar
ntfreak committed
633
	target_free_working_area(target, crc_algorithm);
634

ntfreak's avatar
ntfreak committed
635
636
637
	return ERROR_OK;
}

638
int armv7m_blank_check_memory(struct target_s *target, uint32_t address, uint32_t count, uint32_t* blank)
639
640
641
642
643
{
	working_area_t *erase_check_algorithm;
	reg_param_t reg_params[3];
	armv7m_algorithm_t armv7m_info;
	int retval;
644
	uint32_t i;
645

zwelch's avatar
zwelch committed
646
	uint16_t erase_check_code[] =
647
648
	{
							/* loop: */
ntfreak's avatar
ntfreak committed
649
650
651
652
653
654
		0xF810, 0x3B01,		/* ldrb 	r3, [r0], #1 */
		0xEA02, 0x0203,		/* and 	r2, r2, r3 */
		0x3901,				/* subs 	r1, r1, #1 */
		0xD1F9,				/* bne		loop */
							/* end: */
		0xE7FE,				/* b		end */
655
656
657
658
659
660
661
	};

	/* make sure we have a working area */
	if (target_alloc_working_area(target, sizeof(erase_check_code), &erase_check_algorithm) != ERROR_OK)
	{
		return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
	}
662

663
	/* convert flash writing code into a buffer in target endianness */
zwelch's avatar
zwelch committed
664
665
	for (i = 0; i < (sizeof(erase_check_code)/sizeof(uint16_t)); i++)
		target_write_u16(target, erase_check_algorithm->address + i*sizeof(uint16_t), erase_check_code[i]);
666

667
668
669
670
671
672
673
674
675
676
677
	armv7m_info.common_magic = ARMV7M_COMMON_MAGIC;
	armv7m_info.core_mode = ARMV7M_MODE_ANY;

	init_reg_param(&reg_params[0], "r0", 32, PARAM_OUT);
	buf_set_u32(reg_params[0].value, 0, 32, address);

	init_reg_param(&reg_params[1], "r1", 32, PARAM_OUT);
	buf_set_u32(reg_params[1].value, 0, 32, count);

	init_reg_param(&reg_params[2], "r2", 32, PARAM_IN_OUT);
	buf_set_u32(reg_params[2].value, 0, 32, 0xff);
678

zwelch's avatar
zwelch committed
679
	if ((retval = target_run_algorithm(target, 0, NULL, 3, reg_params,
680
681
682
683
684
685
686
687
			erase_check_algorithm->address, erase_check_algorithm->address + (sizeof(erase_check_code)-2), 10000, &armv7m_info)) != ERROR_OK)
	{
		destroy_reg_param(&reg_params[0]);
		destroy_reg_param(&reg_params[1]);
		destroy_reg_param(&reg_params[2]);
		target_free_working_area(target, erase_check_algorithm);
		return 0;
	}
688

689
	*blank = buf_get_u32(reg_params[2].value, 0, 32);
690

691
692
693
	destroy_reg_param(&reg_params[0]);
	destroy_reg_param(&reg_params[1]);
	destroy_reg_param(&reg_params[2]);
694

695
	target_free_working_area(target, erase_check_algorithm);
696

697
698
	return ERROR_OK;
}
699

700
701
702
703
704
705
/*
 * Return the debug ap baseaddress in hexadecimal;
 * no extra output to simplify script processing
 */
static int handle_dap_baseaddr_command(struct command_context_s *cmd_ctx,
		char *cmd, char **args, int argc)
mlu's avatar
mlu committed
706
707
708
709
{
	target_t *target = get_current_target(cmd_ctx);
	armv7m_common_t *armv7m = target->arch_info;
	swjdp_common_t *swjdp = &armv7m->swjdp_info;
710
	uint32_t apsel, apselsave, baseaddr;
mlu's avatar
mlu committed
711
712
713
714
715
	int retval;

	apsel = swjdp->apsel;
	apselsave = swjdp->apsel;
	if (argc > 0)
716
	{
mlu's avatar
mlu committed
717
718
719
720
721
722
723
724
725
		apsel = strtoul(args[0], NULL, 0);
	}
	if (apselsave != apsel)
	{
		dap_ap_select(swjdp, apsel);
	}

	dap_ap_read_reg_u32(swjdp, 0xF8, &baseaddr);
	retval = swjdp_transaction_endcheck(swjdp);
duane's avatar
duane committed
726
	command_print(cmd_ctx, "0x%8.8" PRIx32 "", baseaddr);
mlu's avatar
mlu committed
727
728
729
730
731
732
733
734
735
736

	if (apselsave != apsel)
	{
		dap_ap_select(swjdp, apselsave);
	}

	return retval;
}


737
738
739
740
741
742
/*
 * Return the debug ap id in hexadecimal;
 * no extra output to simplify script processing
 */
extern int handle_dap_apid_command(struct command_context_s *cmd_ctx,
		char *cmd, char **args, int argc)
mlu's avatar
mlu committed
743
744
745
746
747
{
	target_t *target = get_current_target(cmd_ctx);
	armv7m_common_t *armv7m = target->arch_info;
	swjdp_common_t *swjdp = &armv7m->swjdp_info;

748
	return dap_apid_command(cmd_ctx, swjdp, args, argc);
mlu's avatar
mlu committed
749
750
}

751
752
static int handle_dap_apsel_command(struct command_context_s *cmd_ctx,
		char *cmd, char **args, int argc)
753
754
755
756
757
{
	target_t *target = get_current_target(cmd_ctx);
	armv7m_common_t *armv7m = target->arch_info;
	swjdp_common_t *swjdp = &armv7m->swjdp_info;

758
	return dap_apsel_command(cmd_ctx, swjdp, args, argc);
759
760
}

761
762
static int handle_dap_memaccess_command(struct command_context_s *cmd_ctx,
		char *cmd, char **args, int argc)
763
764
765
766
767
{
	target_t *target = get_current_target(cmd_ctx);
	armv7m_common_t *armv7m = target->arch_info;
	swjdp_common_t *swjdp = &armv7m->swjdp_info;

768
	return dap_memaccess_command(cmd_ctx, swjdp, args, argc);
769
770
}

771
772
773

static int handle_dap_info_command(struct command_context_s *cmd_ctx,
		char *cmd, char **args, int argc)
774
775
776
777
{
	target_t *target = get_current_target(cmd_ctx);
	armv7m_common_t *armv7m = target->arch_info;
	swjdp_common_t *swjdp = &armv7m->swjdp_info;
778
	uint32_t apsel;
779

mlu's avatar
mlu committed
780
	apsel =  swjdp->apsel;
781
782
783
	if (argc > 0)
		apsel = strtoul(args[0], NULL, 0);

784
	return dap_info_command(cmd_ctx, swjdp, apsel);
785
786
}

787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
int armv7m_register_commands(struct command_context_s *cmd_ctx)
{
	command_t *arm_adi_v5_dap_cmd;

	arm_adi_v5_dap_cmd = register_command(cmd_ctx, NULL, "dap",
			NULL, COMMAND_ANY,
			"cortex dap specific commands");

	register_command(cmd_ctx, arm_adi_v5_dap_cmd, "info",
			handle_dap_info_command, COMMAND_EXEC,
			"Displays dap info for ap [num],"
			"default currently selected AP");
	register_command(cmd_ctx, arm_adi_v5_dap_cmd, "apsel",
			handle_dap_apsel_command, COMMAND_EXEC,
			"Select a different AP [num] (default 0)");
	register_command(cmd_ctx, arm_adi_v5_dap_cmd, "apid",
			handle_dap_apid_command, COMMAND_EXEC,
			"Displays id reg from AP [num], "
			"default currently selected AP");
	register_command(cmd_ctx, arm_adi_v5_dap_cmd, "baseaddr",
			handle_dap_baseaddr_command, COMMAND_EXEC,
			"Displays debug base address from AP [num],"
			"default currently selected AP");
	register_command(cmd_ctx, arm_adi_v5_dap_cmd, "memaccess",
			handle_dap_memaccess_command, COMMAND_EXEC,
			"set/get number of extra tck for mem-ap "
			"memory bus access [0-255]");

	return ERROR_OK;
}