arm_adi_v5.h 6.96 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
/***************************************************************************
 *   Copyright (C) 2006 by Magnus Lundin                                   *
 *   lundin@mlu.mine.nu                                                    *
 *                                                                         *
 *   Copyright (C) 2008 by Spencer Oliver                                  *
 *   spen@spen-soft.co.uk                                                  *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, write to the                         *
 *   Free Software Foundation, Inc.,                                       *
 *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
 ***************************************************************************/
#ifndef ARM_ADI_V5_H
#define ARM_ADI_V5_H

26
27
28
29
30
31
32
/**
 * @file
 * This defines formats and data structures used to talk to ADIv5 entities.
 * Those include a DAP, different types of Debug Port (DP), and memory mapped
 * resources accessed through a MEM-AP.
 */

33
#include "arm_jtag.h"
34

35
36
#define DAP_IR_DPACC	0xA
#define DAP_IR_APACC	0xB
37
38
39

#define DPAP_WRITE		0
#define DPAP_READ		1
40
41

/* A[3:0] for DP registers (for JTAG, stored in DPACC) */
42
43
44
45
46
#define DP_ZERO			0
#define DP_CTRL_STAT	0x4
#define DP_SELECT		0x8
#define DP_RDBUFF		0xC

47
/* Fields of the DP's CTRL/STAT register */
zwelch's avatar
zwelch committed
48
49
#define CORUNDETECT		(1 << 0)
#define SSTICKYORUN		(1 << 1)
50
/* 3:2 - transaction mode (e.g. pushed compare) */
zwelch's avatar
zwelch committed
51
#define SSTICKYERR		(1 << 5)
52
53
54
55
#define READOK			(1 << 6)
#define WDATAERR		(1 << 7)
/* 11:8 - mask lanes for pushed compare or verify ops */
/* 21:12 - transaction counter */
zwelch's avatar
zwelch committed
56
57
58
59
60
61
#define CDBGRSTREQ		(1 << 26)
#define CDBGRSTACK		(1 << 27)
#define CDBGPWRUPREQ	(1 << 28)
#define CDBGPWRUPACK	(1 << 29)
#define CSYSPWRUPREQ	(1 << 30)
#define CSYSPWRUPACK	(1 << 31)
62

63
64
65
/* MEM-AP register addresses */
/* TODO: rename as MEM_AP_REG_* */
#define AP_REG_CSW		0x00
66
67
68
69
70
71
#define AP_REG_TAR		0x04
#define AP_REG_DRW		0x0C
#define AP_REG_BD0		0x10
#define AP_REG_BD1		0x14
#define AP_REG_BD2		0x18
#define AP_REG_BD3		0x1C
72
73
74
75
#define AP_REG_CFG		0xF4		/* big endian? */
#define AP_REG_BASE		0xF8

/* Generic AP register address */
76
77
#define AP_REG_IDR		0xFC

78
/* Fields of the MEM-AP's CSW register */
79
80
81
#define CSW_8BIT		0
#define CSW_16BIT		1
#define CSW_32BIT		2
zwelch's avatar
zwelch committed
82
#define CSW_ADDRINC_MASK	(3 << 4)
83
#define CSW_ADDRINC_OFF		0
zwelch's avatar
zwelch committed
84
85
#define CSW_ADDRINC_SINGLE	(1 << 4)
#define CSW_ADDRINC_PACKED	(2 << 4)
86
87
88
89
90
91
#define CSW_DEVICE_EN		(1 << 6)
#define CSW_TRIN_PROG		(1 << 7)
#define CSW_SPIDEN			(1 << 23)
/* 30:24 - implementation-defined! */
#define CSW_HPROT			(1 << 25)		/* ? */
#define CSW_MASTER_DEBUG	(1 << 29)		/* ? */
zwelch's avatar
zwelch committed
92
#define CSW_DBGSWENABLE		(1 << 31)
93
94
95
96
97
98
99
100

/* transaction mode */
#define TRANS_MODE_NONE			0
/* Transaction waits for previous to complete */
#define TRANS_MODE_ATOMIC		1
/* Freerunning transactions with delays and overrun checking */
#define TRANS_MODE_COMPOSITE	2

101
102
103
104
105
106
107
108
/**
 * This represents an ARM Debug Interface (v5) Debug Access Port (DAP).
 * A DAP has two types of component:  one Debug Port (DP), which is a
 * transport agent; and at least one Access Port (AP), controlling
 * resource access.  Most common is a MEM-AP, for memory access.
 *
 * @todo Rename "swjdp_common" as "dap".  Use of SWJ-DP is optional!
 */
109
struct swjdp_common
110
{
111
	struct arm_jtag *jtag_info;
112
	/* Control config */
113
	uint32_t dp_ctrl_stat;
114
	/* Support for several AP's in one DAP */
115
	uint32_t apsel;
116
	/* Register select cache */
117
118
119
	uint32_t dp_select_value;
	uint32_t ap_csw_value;
	uint32_t ap_tar_value;
120
	/* information about current pending SWjDP-AHBAP transaction */
121
122
123
	uint8_t  trans_mode;
	uint8_t  trans_rw;
	uint8_t  ack;
124
	/* extra tck clocks for memory bus access */
125
	uint32_t	memaccess_tck;
126
	/* Size of TAR autoincrement block, ARM ADI Specification requires at least 10 bits */
127
	uint32_t tar_autoincr_block;
128

129
};
130

131
/* Accessor function for currently selected DAP-AP number */
132
static inline uint8_t dap_ap_get_select(struct swjdp_common *swjdp)
133
{
134
	return (uint8_t)(swjdp ->apsel >> 24);
135
136
}

David Brownell's avatar
David Brownell committed
137
138
139
/* Queued transactions -- use with care */
int dap_setup_accessport(struct swjdp_common *swjdp,
		uint32_t csw, uint32_t tar);
140
int dap_ap_select(struct swjdp_common *swjdp,uint8_t apsel);
David Brownell's avatar
David Brownell committed
141
142
143
144
int dap_ap_write_reg_u32(struct swjdp_common *swjdp,
		uint32_t addr, uint32_t value);
int dap_ap_read_reg_u32(struct swjdp_common *swjdp,
		uint32_t addr, uint32_t *value);
145

David Brownell's avatar
David Brownell committed
146
/* Queued transactions must be completed with swjdp_transaction_endcheck() */
147
int swjdp_transaction_endcheck(struct swjdp_common *swjdp);
148

149
/* MEM-AP memory mapped bus single uint32_t register transfers, without endcheck */
150
151
int mem_ap_read_u32(struct swjdp_common *swjdp, uint32_t address, uint32_t *value);
int mem_ap_write_u32(struct swjdp_common *swjdp, uint32_t address, uint32_t value);
152
153

/* MEM-AP memory mapped bus transfers, single registers, complete transactions */
154
int mem_ap_read_atomic_u32(struct swjdp_common *swjdp,
155
		uint32_t address, uint32_t *value);
156
int mem_ap_write_atomic_u32(struct swjdp_common *swjdp,
157
		uint32_t address, uint32_t value);
158
159

/* MEM-AP memory mapped bus block transfers */
160
int mem_ap_read_buf_u8(struct swjdp_common *swjdp,
161
		uint8_t *buffer, int count, uint32_t address);
162
int mem_ap_read_buf_u16(struct swjdp_common *swjdp,
163
		uint8_t *buffer, int count, uint32_t address);
164
int mem_ap_read_buf_u32(struct swjdp_common *swjdp,
165
166
		uint8_t *buffer, int count, uint32_t address);

167
int mem_ap_write_buf_u8(struct swjdp_common *swjdp,
168
		uint8_t *buffer, int count, uint32_t address);
169
int mem_ap_write_buf_u16(struct swjdp_common *swjdp,
170
		uint8_t *buffer, int count, uint32_t address);
171
int mem_ap_write_buf_u32(struct swjdp_common *swjdp,
172
		uint8_t *buffer, int count, uint32_t address);
173
174

/* Initialisation of the debug system, power domains and registers */
175
int ahbap_debugport_init(struct swjdp_common *swjdp);
176

177

178
/* Commands for user dap access */
179
int dap_info_command(struct command_context *cmd_ctx,
180
		struct swjdp_common *swjdp, int apsel);
181
182

#define DAP_COMMAND_HANDLER(name) \
183
		COMMAND_HELPER(name, struct swjdp_common *swjdp)
184
185
186
187
DAP_COMMAND_HANDLER(dap_baseaddr_command);
DAP_COMMAND_HANDLER(dap_memaccess_command);
DAP_COMMAND_HANDLER(dap_apsel_command);
DAP_COMMAND_HANDLER(dap_apid_command);
188

189
#endif