etb.c 19.8 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
/***************************************************************************
 *   Copyright (C) 2007 by Dominic Rath                                    *
 *   Dominic.Rath@gmx.de                                                   *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, write to the                         *
 *   Free Software Foundation, Inc.,                                       *
 *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
 ***************************************************************************/
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif

#include <string.h>

#include "arm7_9_common.h"
#include "etb.h"
#include "etm.h"

#include "log.h"
#include "types.h"
#include "binarybuffer.h"
#include "target.h"
#include "register.h"
#include "jtag.h"

#include <stdlib.h>

char* etb_reg_list[] =
{
	"ETB_identification",
	"ETB_ram_depth",
	"ETB_ram_width",
	"ETB_status",
	"ETB_ram_data",
	"ETB_ram_read_pointer",
	"ETB_ram_write_pointer",
	"ETB_trigger_counter",
	"ETB_control",
};

int etb_reg_arch_type = -1;

int etb_get_reg(reg_t *reg);
int etb_set_reg(reg_t *reg, u32 value);
int etb_set_reg_w_exec(reg_t *reg, u8 *buf);

int etb_write_reg(reg_t *reg, u32 value);
int etb_read_reg(reg_t *reg);

int handle_etb_config_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);

int etb_set_instr(etb_t *etb, u32 new_instr)
{
65
66
67
	jtag_tap_t *tap;
	tap = etb->tap;
	if (tap==NULL)
68
		return ERROR_FAIL;
69

70
	if (buf_get_u32(tap->cur_instr, 0, tap->ir_length) != new_instr)
71
72
	{
		scan_field_t field;
73

74
75
		field.tap = tap;
		field.num_bits = tap->ir_length;
76
77
78
79
80
81
82
83
		field.out_value = calloc(CEIL(field.num_bits, 8), 1);
		buf_set_u32(field.out_value, 0, field.num_bits, new_instr);
		field.out_mask = NULL;
		field.in_value = NULL;
		field.in_check_value = NULL;
		field.in_check_mask = NULL;
		field.in_handler = NULL;
		field.in_handler_priv = NULL;
84

mifi's avatar
mifi committed
85
		jtag_add_ir_scan(1, &field, TAP_INVALID);
86

87
88
		free(field.out_value);
	}
89

90
91
92
93
94
95
96
97
	return ERROR_OK;
}

int etb_scann(etb_t *etb, u32 new_scan_chain)
{
	if(etb->cur_scan_chain != new_scan_chain)
	{
		scan_field_t field;
98

99
		field.tap = etb->tap;
100
101
102
103
104
105
106
107
108
		field.num_bits = 5;
		field.out_value = calloc(CEIL(field.num_bits, 8), 1);
		buf_set_u32(field.out_value, 0, field.num_bits, new_scan_chain);
		field.out_mask = NULL;
		field.in_value = NULL;
		field.in_check_value = NULL;
		field.in_check_mask = NULL;
		field.in_handler = NULL;
		field.in_handler_priv = NULL;
109

110
111
		/* select INTEST instruction */
		etb_set_instr(etb, 0x2);
mifi's avatar
mifi committed
112
		jtag_add_dr_scan(1, &field, TAP_INVALID);
113

114
		etb->cur_scan_chain = new_scan_chain;
115

116
117
118
119
120
121
122
123
124
125
126
127
128
		free(field.out_value);
	}

	return ERROR_OK;
}

reg_cache_t* etb_build_reg_cache(etb_t *etb)
{
	reg_cache_t *reg_cache = malloc(sizeof(reg_cache_t));
	reg_t *reg_list = NULL;
	etb_reg_t *arch_info = NULL;
	int num_regs = 9;
	int i;
129

130
131
132
	/* register a register arch-type for etm registers only once */
	if (etb_reg_arch_type == -1)
		etb_reg_arch_type = register_reg_arch_type(etb_get_reg, etb_set_reg_w_exec);
133

134
135
136
	/* the actual registers are kept in two arrays */
	reg_list = calloc(num_regs, sizeof(reg_t));
	arch_info = calloc(num_regs, sizeof(etb_reg_t));
137

138
139
140
141
142
	/* fill in values for the reg cache */
	reg_cache->name = "etb registers";
	reg_cache->next = NULL;
	reg_cache->reg_list = reg_list;
	reg_cache->num_regs = num_regs;
143

144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
	/* set up registers */
	for (i = 0; i < num_regs; i++)
	{
		reg_list[i].name = etb_reg_list[i];
		reg_list[i].size = 32;
		reg_list[i].dirty = 0;
		reg_list[i].valid = 0;
		reg_list[i].bitfield_desc = NULL;
		reg_list[i].num_bitfields = 0;
		reg_list[i].value = calloc(1, 4);
		reg_list[i].arch_info = &arch_info[i];
		reg_list[i].arch_type = etb_reg_arch_type;
		reg_list[i].size = 32;
		arch_info[i].addr = i;
		arch_info[i].etb = etb;
	}
160

161
162
163
164
165
	return reg_cache;
}

int etb_get_reg(reg_t *reg)
{
166
167
	int retval;
	if ((retval = etb_read_reg(reg)) != ERROR_OK)
168
	{
169
		LOG_ERROR("BUG: error scheduling etm register read");
170
		return retval;
171
	}
172

173
	if ((retval = jtag_execute_queue()) != ERROR_OK)
174
	{
175
		LOG_ERROR("register read failed");
176
		return retval;
177
	}
178

179
180
181
182
183
184
185
	return ERROR_OK;
}

int etb_read_ram(etb_t *etb, u32 *data, int num_frames)
{
	scan_field_t fields[3];
	int i;
186

187
	jtag_add_end_state(TAP_IDLE);
188
189
	etb_scann(etb, 0x0);
	etb_set_instr(etb, 0xc);
190

191
	fields[0].tap = etb->tap;
192
193
194
195
196
197
198
199
	fields[0].num_bits = 32;
	fields[0].out_value = NULL;
	fields[0].out_mask = NULL;
	fields[0].in_value = NULL;
	fields[0].in_check_value = NULL;
	fields[0].in_check_mask = NULL;
	fields[0].in_handler = NULL;
	fields[0].in_handler_priv = NULL;
200

201
	fields[1].tap = etb->tap;
202
203
204
205
206
207
208
209
210
211
	fields[1].num_bits = 7;
	fields[1].out_value = malloc(1);
	buf_set_u32(fields[1].out_value, 0, 7, 4);
	fields[1].out_mask = NULL;
	fields[1].in_value = NULL;
	fields[1].in_check_value = NULL;
	fields[1].in_check_mask = NULL;
	fields[1].in_handler = NULL;
	fields[1].in_handler_priv = NULL;

212
	fields[2].tap = etb->tap;
213
214
215
216
217
218
219
220
221
	fields[2].num_bits = 1;
	fields[2].out_value = malloc(1);
	buf_set_u32(fields[2].out_value, 0, 1, 0);
	fields[2].out_mask = NULL;
	fields[2].in_value = NULL;
	fields[2].in_check_value = NULL;
	fields[2].in_check_mask = NULL;
	fields[2].in_handler = NULL;
	fields[2].in_handler_priv = NULL;
222

mifi's avatar
mifi committed
223
	jtag_add_dr_scan(3, fields, TAP_INVALID);
224
225

	fields[0].in_handler = buf_to_u32_handler;
226

227
228
229
230
	for (i = 0; i < num_frames; i++)
	{
		/* ensure nR/W reamins set to read */
		buf_set_u32(fields[2].out_value, 0, 1, 0);
231

232
233
234
235
236
		/* address remains set to 0x4 (RAM data) until we read the last frame */
		if (i < num_frames - 1)
			buf_set_u32(fields[1].out_value, 0, 7, 4);
		else
			buf_set_u32(fields[1].out_value, 0, 7, 0);
237

238
		fields[0].in_handler_priv = &data[i];
mifi's avatar
mifi committed
239
		jtag_add_dr_scan(3, fields, TAP_INVALID);
240
	}
241

242
	jtag_execute_queue();
243

244
245
	free(fields[1].out_value);
	free(fields[2].out_value);
246

247
248
249
250
251
252
253
254
	return ERROR_OK;
}

int etb_read_reg_w_check(reg_t *reg, u8* check_value, u8* check_mask)
{
	etb_reg_t *etb_reg = reg->arch_info;
	u8 reg_addr = etb_reg->addr & 0x7f;
	scan_field_t fields[3];
255

256
	LOG_DEBUG("%i", etb_reg->addr);
257

258
	jtag_add_end_state(TAP_IDLE);
259
260
	etb_scann(etb_reg->etb, 0x0);
	etb_set_instr(etb_reg->etb, 0xc);
261

262
	fields[0].tap = etb_reg->etb->tap;
263
264
265
266
267
268
269
270
	fields[0].num_bits = 32;
	fields[0].out_value = reg->value;
	fields[0].out_mask = NULL;
	fields[0].in_value = NULL;
	fields[0].in_check_value = NULL;
	fields[0].in_check_mask = NULL;
	fields[0].in_handler = NULL;
	fields[0].in_handler_priv = NULL;
271

272
	fields[1].tap = etb_reg->etb->tap;
273
274
275
276
277
278
279
280
281
282
	fields[1].num_bits = 7;
	fields[1].out_value = malloc(1);
	buf_set_u32(fields[1].out_value, 0, 7, reg_addr);
	fields[1].out_mask = NULL;
	fields[1].in_value = NULL;
	fields[1].in_check_value = NULL;
	fields[1].in_check_mask = NULL;
	fields[1].in_handler = NULL;
	fields[1].in_handler_priv = NULL;

283
	fields[2].tap = etb_reg->etb->tap;
284
285
286
287
288
289
290
291
292
	fields[2].num_bits = 1;
	fields[2].out_value = malloc(1);
	buf_set_u32(fields[2].out_value, 0, 1, 0);
	fields[2].out_mask = NULL;
	fields[2].in_value = NULL;
	fields[2].in_check_value = NULL;
	fields[2].in_check_mask = NULL;
	fields[2].in_handler = NULL;
	fields[2].in_handler_priv = NULL;
293

mifi's avatar
mifi committed
294
	jtag_add_dr_scan(3, fields, TAP_INVALID);
295

296
297
298
299
300
	/* read the identification register in the second run, to make sure we
	 * don't read the ETB data register twice, skipping every second entry
	 */
	buf_set_u32(fields[1].out_value, 0, 7, 0x0);
	fields[0].in_value = reg->value;
301

302
	jtag_set_check_value(fields+0, check_value, check_mask, NULL);
303

mifi's avatar
mifi committed
304
	jtag_add_dr_scan(3, fields, TAP_INVALID);
305
306
307

	free(fields[1].out_value);
	free(fields[2].out_value);
308

309
310
311
312
313
	return ERROR_OK;
}

int etb_read_reg(reg_t *reg)
{
314
	return etb_read_reg_w_check(reg, NULL, NULL);
315
316
317
318
}

int etb_set_reg(reg_t *reg, u32 value)
{
319
320
	int retval;
	if ((retval = etb_write_reg(reg, value)) != ERROR_OK)
321
	{
322
		LOG_ERROR("BUG: error scheduling etm register write");
323
		return retval;
324
	}
325

326
327
328
	buf_set_u32(reg->value, 0, reg->size, value);
	reg->valid = 1;
	reg->dirty = 0;
329

330
331
332
333
334
	return ERROR_OK;
}

int etb_set_reg_w_exec(reg_t *reg, u8 *buf)
{
335
	int retval;
336
	etb_set_reg(reg, buf_get_u32(buf, 0, reg->size));
337

338
	if ((retval = jtag_execute_queue()) != ERROR_OK)
339
	{
340
		LOG_ERROR("register write failed");
341
		return retval;
342
343
344
345
346
347
348
349
350
	}
	return ERROR_OK;
}

int etb_write_reg(reg_t *reg, u32 value)
{
	etb_reg_t *etb_reg = reg->arch_info;
	u8 reg_addr = etb_reg->addr & 0x7f;
	scan_field_t fields[3];
351

352
	LOG_DEBUG("%i: 0x%8.8x", etb_reg->addr, value);
353

354
	jtag_add_end_state(TAP_IDLE);
355
356
	etb_scann(etb_reg->etb, 0x0);
	etb_set_instr(etb_reg->etb, 0xc);
357

358
	fields[0].tap = etb_reg->etb->tap;
359
360
361
362
363
364
365
366
367
	fields[0].num_bits = 32;
	fields[0].out_value = malloc(4);
	buf_set_u32(fields[0].out_value, 0, 32, value);
	fields[0].out_mask = NULL;
	fields[0].in_value = NULL;
	fields[0].in_check_value = NULL;
	fields[0].in_check_mask = NULL;
	fields[0].in_handler = NULL;
	fields[0].in_handler_priv = NULL;
368

369
	fields[1].tap = etb_reg->etb->tap;
370
371
372
373
374
375
376
377
378
379
	fields[1].num_bits = 7;
	fields[1].out_value = malloc(1);
	buf_set_u32(fields[1].out_value, 0, 7, reg_addr);
	fields[1].out_mask = NULL;
	fields[1].in_value = NULL;
	fields[1].in_check_value = NULL;
	fields[1].in_check_mask = NULL;
	fields[1].in_handler = NULL;
	fields[1].in_handler_priv = NULL;

380
	fields[2].tap = etb_reg->etb->tap;
381
382
383
384
385
386
387
388
389
	fields[2].num_bits = 1;
	fields[2].out_value = malloc(1);
	buf_set_u32(fields[2].out_value, 0, 1, 1);
	fields[2].out_mask = NULL;
	fields[2].in_value = NULL;
	fields[2].in_check_value = NULL;
	fields[2].in_check_mask = NULL;
	fields[2].in_handler = NULL;
	fields[2].in_handler_priv = NULL;
390

mifi's avatar
mifi committed
391
	jtag_add_dr_scan(3, fields, TAP_INVALID);
392

393
394
395
	free(fields[0].out_value);
	free(fields[1].out_value);
	free(fields[2].out_value);
396

397
398
399
400
401
402
403
404
405
406
407
	return ERROR_OK;
}

int etb_store_reg(reg_t *reg)
{
	return etb_write_reg(reg, buf_get_u32(reg->value, 0, reg->size));
}

int etb_register_commands(struct command_context_s *cmd_ctx)
{
	command_t *etb_cmd;
408

409
	etb_cmd = register_command(cmd_ctx, NULL, "etb", NULL, COMMAND_ANY, "Embedded Trace Buffer");
410

411
412
413
414
415
416
417
418
	register_command(cmd_ctx, etb_cmd, "config", handle_etb_config_command, COMMAND_CONFIG, NULL);

	return ERROR_OK;
}

int handle_etb_config_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
{
	target_t *target;
419
	jtag_tap_t *tap;
420
421
	armv4_5_common_t *armv4_5;
	arm7_9_common_t *arm7_9;
422

423
424
	if (argc != 2)
	{
425
		return ERROR_COMMAND_SYNTAX_ERROR;
426
	}
427

428
	target = get_target_by_num(strtoul(args[0], NULL, 0));
429

430
431
	if (!target)
	{
432
		LOG_ERROR("target number '%s' not defined", args[0]);
433
		return ERROR_FAIL;
434
	}
435

436
437
438
	if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
	{
		command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
439
		return ERROR_FAIL;
440
	}
441

442
443
444
	tap = jtag_TapByString( args[1] );
	if( tap == NULL ){
		command_print(cmd_ctx, "Tap: %s does not exist", args[1] );
445
		return ERROR_FAIL;
446
	}
447

448

449
450
451
	if (arm7_9->etm_ctx)
	{
		etb_t *etb = malloc(sizeof(etb_t));
452

453
		arm7_9->etm_ctx->capture_driver_priv = etb;
454

455
		etb->tap  = tap;
456
		etb->cur_scan_chain = ~0UL;
457
458
459
460
461
462
		etb->reg_cache = NULL;
		etb->ram_width = 0;
		etb->ram_depth = 0;
	}
	else
	{
463
		LOG_ERROR("target has no ETM defined, ETB left unconfigured");
464
		return ERROR_FAIL;
465
466
467
468
469
470
471
472
	}

	return ERROR_OK;
}

int etb_init(etm_context_t *etm_ctx)
{
	etb_t *etb = etm_ctx->capture_driver_priv;
473

474
	etb->etm_ctx = etm_ctx;
475

476
477
478
479
480
481
482
	/* identify ETB RAM depth and width */
	etb_read_reg(&etb->reg_cache->reg_list[ETB_RAM_DEPTH]);
	etb_read_reg(&etb->reg_cache->reg_list[ETB_RAM_WIDTH]);
	jtag_execute_queue();

	etb->ram_depth = buf_get_u32(etb->reg_cache->reg_list[ETB_RAM_DEPTH].value, 0, 32);
	etb->ram_width = buf_get_u32(etb->reg_cache->reg_list[ETB_RAM_WIDTH].value, 0, 32);
483

484
485
486
487
488
489
	return ERROR_OK;
}

trace_status_t etb_status(etm_context_t *etm_ctx)
{
	etb_t *etb = etm_ctx->capture_driver_priv;
490

491
	etb->etm_ctx = etm_ctx;
492

493
494
495
496
497
498
499
500
501
	/* if tracing is currently idle, return this information */
	if (etm_ctx->capture_status == TRACE_IDLE)
	{
		return etm_ctx->capture_status;
	}
	else if (etm_ctx->capture_status & TRACE_RUNNING)
	{
		reg_t *etb_status_reg = &etb->reg_cache->reg_list[ETB_STATUS];
		int etb_timeout = 100;
502

503
504
		/* trace is running, check the ETB status flags */
		etb_get_reg(etb_status_reg);
505

506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
		/* check Full bit to identify an overflow */
		if (buf_get_u32(etb_status_reg->value, 0, 1) == 1)
			etm_ctx->capture_status |= TRACE_OVERFLOWED;

		/* check Triggered bit to identify trigger condition */
		if (buf_get_u32(etb_status_reg->value, 1, 1) == 1)
			etm_ctx->capture_status |= TRACE_TRIGGERED;

		/* check AcqComp to identify trace completion */
		if (buf_get_u32(etb_status_reg->value, 2, 1) == 1)
		{
			while (etb_timeout-- && (buf_get_u32(etb_status_reg->value, 3, 1) == 0))
			{
				/* wait for data formatter idle */
				etb_get_reg(etb_status_reg);
			}
522

523
524
			if (etb_timeout == 0)
			{
525
				LOG_ERROR("AcqComp set but DFEmpty won't go high, ETB status: 0x%x",
526
527
					buf_get_u32(etb_status_reg->value, 0, etb_status_reg->size));
			}
528

529
530
			if (!(etm_ctx->capture_status && TRACE_TRIGGERED))
			{
531
				LOG_ERROR("trace completed, but no trigger condition detected");
532
			}
533

534
535
536
537
			etm_ctx->capture_status &= ~TRACE_RUNNING;
			etm_ctx->capture_status |= TRACE_COMPLETED;
		}
	}
538

539
540
541
542
543
544
545
546
547
548
	return etm_ctx->capture_status;
}

int etb_read_trace(etm_context_t *etm_ctx)
{
	etb_t *etb = etm_ctx->capture_driver_priv;
	int first_frame = 0;
	int num_frames = etb->ram_depth;
	u32 *trace_data = NULL;
	int i, j;
549

550
551
552
	etb_read_reg(&etb->reg_cache->reg_list[ETB_STATUS]);
	etb_read_reg(&etb->reg_cache->reg_list[ETB_RAM_WRITE_POINTER]);
	jtag_execute_queue();
553

554
555
556
557
558
559
560
561
562
563
564
565
	/* check if we overflowed, and adjust first frame of the trace accordingly
	 * if we didn't overflow, read only up to the frame that would be written next,
	 * i.e. don't read invalid entries
	 */
	if (buf_get_u32(etb->reg_cache->reg_list[ETB_STATUS].value, 0, 1))
	{
		first_frame = buf_get_u32(etb->reg_cache->reg_list[ETB_RAM_WRITE_POINTER].value, 0, 32);
	}
	else
	{
		num_frames = buf_get_u32(etb->reg_cache->reg_list[ETB_RAM_WRITE_POINTER].value, 0, 32);
	}
566

567
568
	etb_write_reg(&etb->reg_cache->reg_list[ETB_RAM_READ_POINTER], first_frame);

569
	/* read data into temporary array for unpacking */
570
571
572
573
574
575
576
	trace_data = malloc(sizeof(u32) * num_frames);
	etb_read_ram(etb, trace_data, num_frames);

	if (etm_ctx->trace_depth > 0)
	{
		free(etm_ctx->trace_data);
	}
577

578
579
580
581
582
583
584
585
	if ((etm_ctx->portmode & ETM_PORT_WIDTH_MASK) == ETM_PORT_4BIT)
		etm_ctx->trace_depth = num_frames * 3;
	else if ((etm_ctx->portmode & ETM_PORT_WIDTH_MASK) == ETM_PORT_8BIT)
		etm_ctx->trace_depth = num_frames * 2;
	else
		etm_ctx->trace_depth = num_frames;

	etm_ctx->trace_data = malloc(sizeof(etmv1_trace_data_t) * etm_ctx->trace_depth);
586

587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
	for (i = 0, j = 0; i < num_frames; i++)
	{
		if ((etm_ctx->portmode & ETM_PORT_WIDTH_MASK) == ETM_PORT_4BIT)
		{
			/* trace word j */
			etm_ctx->trace_data[j].pipestat = trace_data[i] & 0x7;
			etm_ctx->trace_data[j].packet = (trace_data[i] & 0x78) >> 3;
			etm_ctx->trace_data[j].flags = 0;
			if ((trace_data[i] & 0x80) >> 7)
			{
				etm_ctx->trace_data[j].flags |= ETMV1_TRACESYNC_CYCLE;
			}
			if (etm_ctx->trace_data[j].pipestat == STAT_TR)
			{
				etm_ctx->trace_data[j].pipestat = etm_ctx->trace_data[j].packet & 0x7;
				etm_ctx->trace_data[j].flags |= ETMV1_TRIGGER_CYCLE;
			}
604

605
606
607
608
609
610
611
612
613
614
615
616
617
			/* trace word j+1 */
			etm_ctx->trace_data[j+1].pipestat = (trace_data[i] & 0x100) >> 8;
			etm_ctx->trace_data[j+1].packet = (trace_data[i] & 0x7800) >> 11;
			etm_ctx->trace_data[j+1].flags = 0;
			if ((trace_data[i] & 0x8000) >> 15)
			{
				etm_ctx->trace_data[j+1].flags |= ETMV1_TRACESYNC_CYCLE;
			}
			if (etm_ctx->trace_data[j+1].pipestat == STAT_TR)
			{
				etm_ctx->trace_data[j+1].pipestat = etm_ctx->trace_data[j+1].packet & 0x7;
				etm_ctx->trace_data[j+1].flags |= ETMV1_TRIGGER_CYCLE;
			}
618

619
620
621
622
623
624
625
626
627
628
629
630
631
			/* trace word j+2 */
			etm_ctx->trace_data[j+2].pipestat = (trace_data[i] & 0x10000) >> 16;
			etm_ctx->trace_data[j+2].packet = (trace_data[i] & 0x780000) >> 19;
			etm_ctx->trace_data[j+2].flags = 0;
			if ((trace_data[i] & 0x800000) >> 23)
			{
				etm_ctx->trace_data[j+2].flags |= ETMV1_TRACESYNC_CYCLE;
			}
			if (etm_ctx->trace_data[j+2].pipestat == STAT_TR)
			{
				etm_ctx->trace_data[j+2].pipestat = etm_ctx->trace_data[j+2].packet & 0x7;
				etm_ctx->trace_data[j+2].flags |= ETMV1_TRIGGER_CYCLE;
			}
632

633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
			j += 3;
		}
		else if ((etm_ctx->portmode & ETM_PORT_WIDTH_MASK) == ETM_PORT_8BIT)
		{
			/* trace word j */
			etm_ctx->trace_data[j].pipestat = trace_data[i] & 0x7;
			etm_ctx->trace_data[j].packet = (trace_data[i] & 0x7f8) >> 3;
			etm_ctx->trace_data[j].flags = 0;
			if ((trace_data[i] & 0x800) >> 11)
			{
				etm_ctx->trace_data[j].flags |= ETMV1_TRACESYNC_CYCLE;
			}
			if (etm_ctx->trace_data[j].pipestat == STAT_TR)
			{
				etm_ctx->trace_data[j].pipestat = etm_ctx->trace_data[j].packet & 0x7;
				etm_ctx->trace_data[j].flags |= ETMV1_TRIGGER_CYCLE;
			}

			/* trace word j+1 */
			etm_ctx->trace_data[j+1].pipestat = (trace_data[i] & 0x7000) >> 12;
			etm_ctx->trace_data[j+1].packet = (trace_data[i] & 0x7f8000) >> 15;
			etm_ctx->trace_data[j+1].flags = 0;
			if ((trace_data[i] & 0x800000) >> 23)
			{
				etm_ctx->trace_data[j+1].flags |= ETMV1_TRACESYNC_CYCLE;
			}
			if (etm_ctx->trace_data[j+1].pipestat == STAT_TR)
			{
				etm_ctx->trace_data[j+1].pipestat = etm_ctx->trace_data[j+1].packet & 0x7;
				etm_ctx->trace_data[j+1].flags |= ETMV1_TRIGGER_CYCLE;
			}
664

665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
			j += 2;
		}
		else
		{
			/* trace word j */
			etm_ctx->trace_data[j].pipestat = trace_data[i] & 0x7;
			etm_ctx->trace_data[j].packet = (trace_data[i] & 0x7fff8) >> 3;
			etm_ctx->trace_data[j].flags = 0;
			if ((trace_data[i] & 0x80000) >> 19)
			{
				etm_ctx->trace_data[j].flags |= ETMV1_TRACESYNC_CYCLE;
			}
			if (etm_ctx->trace_data[j].pipestat == STAT_TR)
			{
				etm_ctx->trace_data[j].pipestat = etm_ctx->trace_data[j].packet & 0x7;
				etm_ctx->trace_data[j].flags |= ETMV1_TRIGGER_CYCLE;
			}
682

683
684
685
			j += 1;
		}
	}
686

687
	free(trace_data);
688

689
690
691
692
693
694
695
696
697
698
699
700
701
	return ERROR_OK;
}

int etb_start_capture(etm_context_t *etm_ctx)
{
	etb_t *etb = etm_ctx->capture_driver_priv;
	u32 etb_ctrl_value = 0x1;
	u32 trigger_count;

	if ((etm_ctx->portmode & ETM_PORT_MODE_MASK) == ETM_PORT_DEMUXED)
	{
		if ((etm_ctx->portmode & ETM_PORT_WIDTH_MASK) != ETM_PORT_8BIT)
		{
702
			LOG_ERROR("ETB can't run in demultiplexed mode with a 4 or 16 bit port");
703
704
705
706
			return ERROR_ETM_PORTMODE_NOT_SUPPORTED;
		}
		etb_ctrl_value |= 0x2;
	}
707

708
709
	if ((etm_ctx->portmode & ETM_PORT_MODE_MASK) == ETM_PORT_MUXED)
		return ERROR_ETM_PORTMODE_NOT_SUPPORTED;
710

711
	trigger_count = (etb->ram_depth * etm_ctx->trigger_percent) / 100;
712

713
714
715
716
	etb_write_reg(&etb->reg_cache->reg_list[ETB_TRIGGER_COUNTER], trigger_count);
	etb_write_reg(&etb->reg_cache->reg_list[ETB_RAM_WRITE_POINTER], 0x0);
	etb_write_reg(&etb->reg_cache->reg_list[ETB_CTRL], etb_ctrl_value);
	jtag_execute_queue();
717

718
719
	/* we're starting a new trace, initialize capture status */
	etm_ctx->capture_status = TRACE_RUNNING;
720
721

	return ERROR_OK;
722
723
724
725
726
727
728
729
730
}

int etb_stop_capture(etm_context_t *etm_ctx)
{
	etb_t *etb = etm_ctx->capture_driver_priv;
	reg_t *etb_ctrl_reg = &etb->reg_cache->reg_list[ETB_CTRL];

	etb_write_reg(etb_ctrl_reg, 0x0);
	jtag_execute_queue();
731
732

	/* trace stopped, just clear running flag, but preserve others */
733
	etm_ctx->capture_status &= ~TRACE_RUNNING;
734

735
736
737
738
739
740
741
742
743
744
745
746
747
	return ERROR_OK;
}

etm_capture_driver_t etb_capture_driver =
{
	.name = "etb",
	.register_commands = etb_register_commands,
	.init = etb_init,
	.status = etb_status,
	.start_capture = etb_start_capture,
	.stop_capture = etb_stop_capture,
	.read_trace = etb_read_trace,
};