armv4_5.c 20.5 KB
Newer Older
1
2
3
4
/***************************************************************************
 *   Copyright (C) 2005 by Dominic Rath                                    *
 *   Dominic.Rath@gmx.de                                                   *
 *                                                                         *
5
6
7
 *   Copyright (C) 2008 by Spencer Oliver                                  *
 *   spen@spen-soft.co.uk                                                  *
 *                                                                         *
oharboe's avatar
oharboe committed
8
9
10
 *   Copyright (C) 2008 by Oyvind Harboe                                   *
 *   oyvind.harboe@zylin.com                                               *
 *                                                                         *
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, write to the                         *
 *   Free Software Foundation, Inc.,                                       *
 *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
 ***************************************************************************/
26
#ifdef HAVE_CONFIG_H
27
#include "config.h"
28
29
30
#endif

#include "replacements.h"
31

32
33
#include "arm_disassembler.h"

34
35
36
37
38
39
40
41
42
43
44
45
#include "armv4_5.h"

#include "target.h"
#include "register.h"
#include "log.h"
#include "binarybuffer.h"
#include "command.h"

#include <stdlib.h>
#include <string.h>
#include <unistd.h>

oharboe's avatar
oharboe committed
46
bitfield_desc_t armv4_5_psr_bitfield_desc[] =
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
{
	{"M[4:0]", 5},
	{"T", 1},
	{"F", 1},
	{"I", 1},
	{"reserved", 16},
	{"J", 1},
	{"reserved", 2},
	{"Q", 1},
	{"V", 1},
	{"C", 1},
	{"Z", 1},
	{"N", 1},
};

char* armv4_5_core_reg_list[] =
{
	"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11", "r12", "r13_usr", "lr_usr", "pc",
oharboe's avatar
oharboe committed
65

66
	"r8_fiq", "r9_fiq", "r10_fiq", "r11_fiq", "r12_fiq", "r13_fiq", "lr_fiq",
oharboe's avatar
oharboe committed
67

68
	"r13_irq", "lr_irq",
oharboe's avatar
oharboe committed
69

70
	"r13_svc", "lr_svc",
oharboe's avatar
oharboe committed
71

72
	"r13_abt", "lr_abt",
oharboe's avatar
oharboe committed
73

74
	"r13_und", "lr_und",
oharboe's avatar
oharboe committed
75

76
77
78
	"cpsr", "spsr_fiq", "spsr_irq", "spsr_svc", "spsr_abt", "spsr_und"
};

79
char * armv4_5_mode_strings_list[] =
80
{
81
	"Illegal mode value", "User", "FIQ", "IRQ", "Supervisor", "Abort", "Undefined", "System"
82
83
};

84
85
86
/* Hack! Yuk! allow -1 index, which simplifies codepaths elsewhere in the code */
char** armv4_5_mode_strings = armv4_5_mode_strings_list+1;

87
88
89
90
91
92
93
char* armv4_5_state_strings[] =
{
	"ARM", "Thumb", "Jazelle"
};

int armv4_5_core_reg_arch_type = -1;

oharboe's avatar
oharboe committed
94
armv4_5_core_reg_t armv4_5_core_reg_list_arch_info[] =
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
{
	{0, ARMV4_5_MODE_ANY, NULL, NULL},
	{1, ARMV4_5_MODE_ANY, NULL, NULL},
	{2, ARMV4_5_MODE_ANY, NULL, NULL},
	{3, ARMV4_5_MODE_ANY, NULL, NULL},
	{4, ARMV4_5_MODE_ANY, NULL, NULL},
	{5, ARMV4_5_MODE_ANY, NULL, NULL},
	{6, ARMV4_5_MODE_ANY, NULL, NULL},
	{7, ARMV4_5_MODE_ANY, NULL, NULL},
	{8, ARMV4_5_MODE_ANY, NULL, NULL},
	{9, ARMV4_5_MODE_ANY, NULL, NULL},
	{10, ARMV4_5_MODE_ANY, NULL, NULL},
	{11, ARMV4_5_MODE_ANY, NULL, NULL},
	{12, ARMV4_5_MODE_ANY, NULL, NULL},
	{13, ARMV4_5_MODE_USR, NULL, NULL},
	{14, ARMV4_5_MODE_USR, NULL, NULL},
	{15, ARMV4_5_MODE_ANY, NULL, NULL},
oharboe's avatar
oharboe committed
112

113
114
115
116
117
118
119
	{8, ARMV4_5_MODE_FIQ, NULL, NULL},
	{9, ARMV4_5_MODE_FIQ, NULL, NULL},
	{10, ARMV4_5_MODE_FIQ, NULL, NULL},
	{11, ARMV4_5_MODE_FIQ, NULL, NULL},
	{12, ARMV4_5_MODE_FIQ, NULL, NULL},
	{13, ARMV4_5_MODE_FIQ, NULL, NULL},
	{14, ARMV4_5_MODE_FIQ, NULL, NULL},
oharboe's avatar
oharboe committed
120

121
122
123
124
125
126
127
128
	{13, ARMV4_5_MODE_IRQ, NULL, NULL},
	{14, ARMV4_5_MODE_IRQ, NULL, NULL},

	{13, ARMV4_5_MODE_SVC, NULL, NULL},
	{14, ARMV4_5_MODE_SVC, NULL, NULL},

	{13, ARMV4_5_MODE_ABT, NULL, NULL},
	{14, ARMV4_5_MODE_ABT, NULL, NULL},
oharboe's avatar
oharboe committed
129

130
131
	{13, ARMV4_5_MODE_UND, NULL, NULL},
	{14, ARMV4_5_MODE_UND, NULL, NULL},
oharboe's avatar
oharboe committed
132

133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
	{16, ARMV4_5_MODE_ANY, NULL, NULL},
	{16, ARMV4_5_MODE_FIQ, NULL, NULL},
	{16, ARMV4_5_MODE_IRQ, NULL, NULL},
	{16, ARMV4_5_MODE_SVC, NULL, NULL},
	{16, ARMV4_5_MODE_ABT, NULL, NULL},
	{16, ARMV4_5_MODE_UND, NULL, NULL}
};

/* map core mode (USR, FIQ, ...) and register number to indizes into the register cache */
int armv4_5_core_reg_map[7][17] =
{
	{	/* USR */
		0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 31
	},
	{	/* FIQ */
		0, 1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22, 15, 32
	},
	{	/* IRQ */
		0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 23, 24, 15, 33
	},
	{	/* SVC */
		0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 25, 26, 15, 34
	},
	{	/* ABT */
		0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 27, 28, 15, 35
	},
	{	/* UND */
		0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 29, 30, 15, 36
	},
	{	/* SYS */
		0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 31
	}
};

u8 armv4_5_gdb_dummy_fp_value[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};

reg_t armv4_5_gdb_dummy_fp_reg =
{
	"GDB dummy floating-point register", armv4_5_gdb_dummy_fp_value, 0, 1, 96, NULL, 0, NULL, 0
};

u8 armv4_5_gdb_dummy_fps_value[] = {0, 0, 0, 0};

reg_t armv4_5_gdb_dummy_fps_reg =
{
	"GDB dummy floating-point status register", armv4_5_gdb_dummy_fps_value, 0, 1, 32, NULL, 0, NULL, 0
};

int armv4_5_get_core_reg(reg_t *reg)
{
	int retval;
	armv4_5_core_reg_t *armv4_5 = reg->arch_info;
	target_t *target = armv4_5->target;
oharboe's avatar
oharboe committed
186

187
188
	if (target->state != TARGET_HALTED)
	{
oharboe's avatar
oharboe committed
189
		LOG_ERROR("Target not halted");
190
191
		return ERROR_TARGET_NOT_HALTED;
	}
oharboe's avatar
oharboe committed
192

193
	/* retval = armv4_5->armv4_5_common->full_context(target); */
194
	retval = armv4_5->armv4_5_common->read_core_reg(target, armv4_5->num, armv4_5->mode);
oharboe's avatar
oharboe committed
195

196
197
198
	return retval;
}

199
int armv4_5_set_core_reg(reg_t *reg, u8 *buf)
200
201
202
{
	armv4_5_core_reg_t *armv4_5 = reg->arch_info;
	target_t *target = armv4_5->target;
203
204
	armv4_5_common_t *armv4_5_target = target->arch_info;
	u32 value = buf_get_u32(buf, 0, 32);
oharboe's avatar
oharboe committed
205

206
207
208
209
	if (target->state != TARGET_HALTED)
	{
		return ERROR_TARGET_NOT_HALTED;
	}
oharboe's avatar
oharboe committed
210

211
212
213
214
215
216
217
218
	if (reg == &armv4_5_target->core_cache->reg_list[ARMV4_5_CPSR])
	{
		if (value & 0x20)
		{
			/* T bit should be set */
			if (armv4_5_target->core_state == ARMV4_5_STATE_ARM)
			{
				/* change state to Thumb */
219
				LOG_DEBUG("changing to Thumb state");
oharboe's avatar
oharboe committed
220
				armv4_5_target->core_state = ARMV4_5_STATE_THUMB;
221
222
223
224
225
226
227
228
			}
		}
		else
		{
			/* T bit should be cleared */
			if (armv4_5_target->core_state == ARMV4_5_STATE_THUMB)
			{
				/* change state to ARM */
229
				LOG_DEBUG("changing to ARM state");
oharboe's avatar
oharboe committed
230
				armv4_5_target->core_state = ARMV4_5_STATE_ARM;
231
232
			}
		}
oharboe's avatar
oharboe committed
233

234
		if (armv4_5_target->core_mode != (enum armv4_5_mode)(value & 0x1f))
235
		{
236
			LOG_DEBUG("changing ARM core mode to '%s'", armv4_5_mode_strings[armv4_5_mode_to_number(value & 0x1f)]);
237
238
239
			armv4_5_target->core_mode = value & 0x1f;
			armv4_5_target->write_core_reg(target, 16, ARMV4_5_MODE_ANY, value);
		}
240
	}
oharboe's avatar
oharboe committed
241

242
243
244
245
246
247
248
249
250
251
252
	buf_set_u32(reg->value, 0, 32, value);
	reg->dirty = 1;
	reg->valid = 1;

	return ERROR_OK;
}

int armv4_5_invalidate_core_regs(target_t *target)
{
	armv4_5_common_t *armv4_5 = target->arch_info;
	int i;
oharboe's avatar
oharboe committed
253

254
255
256
257
258
	for (i = 0; i < 37; i++)
	{
		armv4_5->core_cache->reg_list[i].valid = 0;
		armv4_5->core_cache->reg_list[i].dirty = 0;
	}
oharboe's avatar
oharboe committed
259

260
261
262
263
264
265
266
267
	return ERROR_OK;
}

reg_cache_t* armv4_5_build_reg_cache(target_t *target, armv4_5_common_t *armv4_5_common)
{
	int num_regs = 37;
	reg_cache_t *cache = malloc(sizeof(reg_cache_t));
	reg_t *reg_list = malloc(sizeof(reg_t) * num_regs);
268
	armv4_5_core_reg_t *arch_info = malloc(sizeof(armv4_5_core_reg_t) * num_regs);
269
	int i;
oharboe's avatar
oharboe committed
270

271
272
273
274
	cache->name = "arm v4/5 registers";
	cache->next = NULL;
	cache->reg_list = reg_list;
	cache->num_regs = num_regs;
oharboe's avatar
oharboe committed
275

276
277
	if (armv4_5_core_reg_arch_type == -1)
		armv4_5_core_reg_arch_type = register_reg_arch_type(armv4_5_get_core_reg, armv4_5_set_core_reg);
oharboe's avatar
oharboe committed
278

279
280
281
	register_init_dummy(&armv4_5_gdb_dummy_fp_reg);
	register_init_dummy(&armv4_5_gdb_dummy_fps_reg);

282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
	for (i = 0; i < 37; i++)
	{
		arch_info[i] = armv4_5_core_reg_list_arch_info[i];
		arch_info[i].target = target;
		arch_info[i].armv4_5_common = armv4_5_common;
		reg_list[i].name = armv4_5_core_reg_list[i];
		reg_list[i].size = 32;
		reg_list[i].value = calloc(1, 4);
		reg_list[i].dirty = 0;
		reg_list[i].valid = 0;
		reg_list[i].bitfield_desc = NULL;
		reg_list[i].num_bitfields = 0;
		reg_list[i].arch_type = armv4_5_core_reg_arch_type;
		reg_list[i].arch_info = &arch_info[i];
	}
oharboe's avatar
oharboe committed
297

298
299
300
	return cache;
}

301
int armv4_5_arch_state(struct target_s *target)
302
303
{
	armv4_5_common_t *armv4_5 = target->arch_info;
oharboe's avatar
oharboe committed
304

305
306
	if (armv4_5->common_magic != ARMV4_5_COMMON_MAGIC)
	{
307
		LOG_ERROR("BUG: called for a non-ARMv4/5 target");
308
309
		exit(-1);
	}
oharboe's avatar
oharboe committed
310

311
	LOG_USER("target halted in %s state due to %s, current mode: %s\ncpsr: 0x%8.8x pc: 0x%8.8x",
312
			 armv4_5_state_strings[armv4_5->core_state],
313
			 Jim_Nvp_value2name_simple( nvp_target_debug_reason, target->debug_reason )->name,
314
315
316
			 armv4_5_mode_strings[armv4_5_mode_to_number(armv4_5->core_mode)],
			 buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 32),
			 buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32));
oharboe's avatar
oharboe committed
317

318
319
320
321
322
323
324
325
326
327
	return ERROR_OK;
}

int handle_armv4_5_reg_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
{
	char output[128];
	int output_len;
	int mode, num;
	target_t *target = get_current_target(cmd_ctx);
	armv4_5_common_t *armv4_5 = target->arch_info;
oharboe's avatar
oharboe committed
328

329
330
331
332
333
	if (armv4_5->common_magic != ARMV4_5_COMMON_MAGIC)
	{
		command_print(cmd_ctx, "current target isn't an ARMV4/5 target");
		return ERROR_OK;
	}
oharboe's avatar
oharboe committed
334

335
336
337
338
339
	if (target->state != TARGET_HALTED)
	{
		command_print(cmd_ctx, "error: target must be halted for register accesses");
		return ERROR_OK;
	}
oharboe's avatar
oharboe committed
340

341
342
343
	if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
		return ERROR_FAIL;

344
345
346
347
348
349
350
351
352
	for (num = 0; num <= 15; num++)
	{
		output_len = 0;
		for (mode = 0; mode < 6; mode++)
		{
			if (!ARMV4_5_CORE_REG_MODENUM(armv4_5->core_cache, mode, num).valid)
			{
				armv4_5->full_context(target);
			}
oharboe's avatar
oharboe committed
353
			output_len += snprintf(output + output_len, 128 - output_len, "%8s: %8.8x ", ARMV4_5_CORE_REG_MODENUM(armv4_5->core_cache, mode, num).name,
354
355
356
357
358
359
360
361
362
363
364
				buf_get_u32(ARMV4_5_CORE_REG_MODENUM(armv4_5->core_cache, mode, num).value, 0, 32));
		}
		command_print(cmd_ctx, output);
	}
	command_print(cmd_ctx, "    cpsr: %8.8x spsr_fiq: %8.8x spsr_irq: %8.8x spsr_svc: %8.8x spsr_abt: %8.8x spsr_und: %8.8x",
			  buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 32),
			  buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_SPSR_FIQ].value, 0, 32),
			  buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_SPSR_IRQ].value, 0, 32),
			  buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_SPSR_SVC].value, 0, 32),
			  buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_SPSR_ABT].value, 0, 32),
			  buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_SPSR_UND].value, 0, 32));
oharboe's avatar
oharboe committed
365

366
367
368
369
370
371
372
	return ERROR_OK;
}

int handle_armv4_5_core_state_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
{
	target_t *target = get_current_target(cmd_ctx);
	armv4_5_common_t *armv4_5 = target->arch_info;
oharboe's avatar
oharboe committed
373

374
375
376
377
378
	if (armv4_5->common_magic != ARMV4_5_COMMON_MAGIC)
	{
		command_print(cmd_ctx, "current target isn't an ARMV4/5 target");
		return ERROR_OK;
	}
oharboe's avatar
oharboe committed
379

380
381
382
383
384
385
386
387
388
389
390
	if (argc > 0)
	{
		if (strcmp(args[0], "arm") == 0)
		{
			armv4_5->core_state = ARMV4_5_STATE_ARM;
		}
		if (strcmp(args[0], "thumb") == 0)
		{
			armv4_5->core_state = ARMV4_5_STATE_THUMB;
		}
	}
oharboe's avatar
oharboe committed
391

392
	command_print(cmd_ctx, "core state: %s", armv4_5_state_strings[armv4_5->core_state]);
oharboe's avatar
oharboe committed
393

394
395
396
	return ERROR_OK;
}

397
398
int handle_armv4_5_disassemble_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
{
399
	int retval = ERROR_OK;
400
401
402
403
404
405
406
	target_t *target = get_current_target(cmd_ctx);
	armv4_5_common_t *armv4_5 = target->arch_info;
	u32 address;
	int count;
	int i;
	arm_instruction_t cur_instruction;
	u32 opcode;
407
	u16 thumb_opcode;
408
	int thumb = 0;
oharboe's avatar
oharboe committed
409

410
411
412
413
414
	if (armv4_5->common_magic != ARMV4_5_COMMON_MAGIC)
	{
		command_print(cmd_ctx, "current target isn't an ARMV4/5 target");
		return ERROR_OK;
	}
oharboe's avatar
oharboe committed
415

416
417
418
419
420
	if (argc < 2)
	{
		command_print(cmd_ctx, "usage: armv4_5 disassemble <address> <count> ['thumb']");
		return ERROR_OK;
	}
oharboe's avatar
oharboe committed
421

422
423
	address = strtoul(args[0], NULL, 0);
	count = strtoul(args[1], NULL, 0);
oharboe's avatar
oharboe committed
424

425
426
427
	if (argc >= 3)
		if (strcmp(args[2], "thumb") == 0)
			thumb = 1;
oharboe's avatar
oharboe committed
428

429
430
	for (i = 0; i < count; i++)
	{
431
		if(thumb)
432
		{
433
434
435
436
437
438
439
440
			if((retval = target_read_u16(target, address, &thumb_opcode)) != ERROR_OK)
			{
				return retval;
			}
			if((retval = thumb_evaluate_opcode(thumb_opcode, address, &cur_instruction)) != ERROR_OK)
			{
				return retval;
			}
441
		}
442
443
444
445
446
447
448
449
450
		else {
			if((retval = target_read_u32(target, address, &opcode)) != ERROR_OK)
			{
				return retval;
			}
			if((retval = arm_evaluate_opcode(opcode, address, &cur_instruction)) != ERROR_OK)
			{
				return retval;
			}
451
		}
452
453
454
		command_print(cmd_ctx, "%s", cur_instruction.text);
		address += (thumb) ? 2 : 4;
	}
oharboe's avatar
oharboe committed
455

456
457
458
	return ERROR_OK;
}

459
460
461
462
int armv4_5_register_commands(struct command_context_s *cmd_ctx)
{
	command_t *armv4_5_cmd;

463
	armv4_5_cmd = register_command(cmd_ctx, NULL, "armv4_5", NULL, COMMAND_ANY, "armv4/5 specific commands");
oharboe's avatar
oharboe committed
464

465
466
	register_command(cmd_ctx, armv4_5_cmd, "reg", handle_armv4_5_reg_command, COMMAND_EXEC, "display ARM core registers");
	register_command(cmd_ctx, armv4_5_cmd, "core_state", handle_armv4_5_core_state_command, COMMAND_EXEC, "display/change ARM core state <arm|thumb>");
oharboe's avatar
oharboe committed
467

468
	register_command(cmd_ctx, armv4_5_cmd, "disassemble", handle_armv4_5_disassemble_command, COMMAND_EXEC, "disassemble instructions <address> <count> ['thumb']");
469
470
471
472
473
474
475
	return ERROR_OK;
}

int armv4_5_get_gdb_reg_list(target_t *target, reg_t **reg_list[], int *reg_list_size)
{
	armv4_5_common_t *armv4_5 = target->arch_info;
	int i;
oharboe's avatar
oharboe committed
476

477
478
	if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
		return ERROR_FAIL;
oharboe's avatar
oharboe committed
479

480
481
	*reg_list_size = 26;
	*reg_list = malloc(sizeof(reg_t*) * (*reg_list_size));
oharboe's avatar
oharboe committed
482

483
484
485
486
	for (i = 0; i < 16; i++)
	{
		(*reg_list)[i] = &ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i);
	}
oharboe's avatar
oharboe committed
487

488
489
490
491
	for (i = 16; i < 24; i++)
	{
		(*reg_list)[i] = &armv4_5_gdb_dummy_fp_reg;
	}
oharboe's avatar
oharboe committed
492

493
494
	(*reg_list)[24] = &armv4_5_gdb_dummy_fps_reg;
	(*reg_list)[25] = &armv4_5->core_cache->reg_list[ARMV4_5_CPSR];
oharboe's avatar
oharboe committed
495

496
497
498
	return ERROR_OK;
}

499
500
501
502
503
504
/* wait for execution to complete and check exit point */
static int armv4_5_run_algorithm_completion(struct target_s *target, u32 exit_point, int timeout_ms, void *arch_info)
{
	int retval;
	armv4_5_common_t *armv4_5 = target->arch_info;

505
506
507
508
	if((retval = target_wait_state(target, TARGET_HALTED, timeout_ms)) != ERROR_OK)
	{
		return retval;
	}
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
	if (target->state != TARGET_HALTED)
	{
		if ((retval=target_halt(target))!=ERROR_OK)
			return retval;
		if ((retval=target_wait_state(target, TARGET_HALTED, 500))!=ERROR_OK)
		{
			return retval;
		}
		return ERROR_TARGET_TIMEOUT;
	}
	if (buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32) != exit_point)
	{
		LOG_WARNING("target reentered debug state, but not at the desired exit point: 0x%4.4x",
			buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32));
		return ERROR_TARGET_TIMEOUT;
	}

	return ERROR_OK;
}

int armv4_5_run_algorithm_inner(struct target_s *target, int num_mem_params, mem_param_t *mem_params, int num_reg_params, reg_param_t *reg_params, u32 entry_point, u32 exit_point, int timeout_ms, void *arch_info, int (*run_it)(struct target_s *target, u32 exit_point, int timeout_ms, void *arch_info))
530
531
532
533
534
535
536
537
538
539
{
	armv4_5_common_t *armv4_5 = target->arch_info;
	armv4_5_algorithm_t *armv4_5_algorithm_info = arch_info;
	enum armv4_5_state core_state = armv4_5->core_state;
	enum armv4_5_mode core_mode = armv4_5->core_mode;
	u32 context[17];
	u32 cpsr;
	int exit_breakpoint_size = 0;
	int i;
	int retval = ERROR_OK;
oharboe's avatar
   
oharboe committed
540
	LOG_DEBUG("Running algorithm");
oharboe's avatar
oharboe committed
541

542
543
	if (armv4_5_algorithm_info->common_magic != ARMV4_5_COMMON_MAGIC)
	{
544
		LOG_ERROR("current target isn't an ARMV4/5 target");
545
546
		return ERROR_TARGET_INVALID;
	}
oharboe's avatar
oharboe committed
547

548
549
	if (target->state != TARGET_HALTED)
	{
550
		LOG_WARNING("target not halted");
551
552
		return ERROR_TARGET_NOT_HALTED;
	}
oharboe's avatar
oharboe committed
553

554
555
556
	if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
		return ERROR_FAIL;

557
558
559
560
561
562
563
	for (i = 0; i <= 16; i++)
	{
		if (!ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_algorithm_info->core_mode, i).valid)
			armv4_5->read_core_reg(target, i, armv4_5_algorithm_info->core_mode);
		context[i] = buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_algorithm_info->core_mode, i).value, 0, 32);
	}
	cpsr = buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 32);
oharboe's avatar
oharboe committed
564

565
566
	for (i = 0; i < num_mem_params; i++)
	{
567
568
569
570
		if((retval = target_write_buffer(target, mem_params[i].address, mem_params[i].size, mem_params[i].value)) != ERROR_OK)
		{
			return retval;
		}
571
	}
oharboe's avatar
oharboe committed
572

573
574
575
576
577
	for (i = 0; i < num_reg_params; i++)
	{
		reg_t *reg = register_get_by_name(armv4_5->core_cache, reg_params[i].reg_name, 0);
		if (!reg)
		{
578
			LOG_ERROR("BUG: register '%s' not found", reg_params[i].reg_name);
579
580
			exit(-1);
		}
oharboe's avatar
oharboe committed
581

582
583
		if (reg->size != reg_params[i].size)
		{
584
			LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params[i].reg_name);
585
586
			exit(-1);
		}
oharboe's avatar
oharboe committed
587

588
589
590
591
		if((retval = armv4_5_set_core_reg(reg, reg_params[i].value)) != ERROR_OK)
		{
			return retval;
		}
592
	}
oharboe's avatar
oharboe committed
593

594
595
596
597
598
599
600
	armv4_5->core_state = armv4_5_algorithm_info->core_state;
	if (armv4_5->core_state == ARMV4_5_STATE_ARM)
		exit_breakpoint_size = 4;
	else if (armv4_5->core_state == ARMV4_5_STATE_THUMB)
		exit_breakpoint_size = 2;
	else
	{
601
		LOG_ERROR("BUG: can't execute algorithms when not in ARM or Thumb state");
602
603
		exit(-1);
	}
oharboe's avatar
oharboe committed
604

605
606
	if (armv4_5_algorithm_info->core_mode != ARMV4_5_MODE_ANY)
	{
607
		LOG_DEBUG("setting core_mode: 0x%2.2x", armv4_5_algorithm_info->core_mode);
608
609
610
611
612
613
614
		buf_set_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 5, armv4_5_algorithm_info->core_mode);
		armv4_5->core_cache->reg_list[ARMV4_5_CPSR].dirty = 1;
		armv4_5->core_cache->reg_list[ARMV4_5_CPSR].valid = 1;
	}

	if ((retval = breakpoint_add(target, exit_point, exit_breakpoint_size, BKPT_HARD)) != ERROR_OK)
	{
615
		LOG_ERROR("can't add breakpoint to finish algorithm execution");
616
617
		return ERROR_TARGET_FAILURE;
	}
oharboe's avatar
oharboe committed
618

619
620
621
622
623
	if((retval = target_resume(target, 0, entry_point, 1, 1)) != ERROR_OK)
	{
		return retval;
	}
	int retvaltemp;
624
	retval=run_it(target, exit_point, timeout_ms, arch_info);
oharboe's avatar
oharboe committed
625

626
	breakpoint_remove(target, exit_point);
oharboe's avatar
oharboe committed
627

oharboe's avatar
oharboe committed
628
629
630
	if (retval!=ERROR_OK)
		return retval;

631
632
633
	for (i = 0; i < num_mem_params; i++)
	{
		if (mem_params[i].direction != PARAM_OUT)
634
635
636
637
			if((retvaltemp = target_read_buffer(target, mem_params[i].address, mem_params[i].size, mem_params[i].value)) != ERROR_OK)
			{
					retval = retvaltemp;
			}
638
	}
oharboe's avatar
oharboe committed
639

640
641
642
643
	for (i = 0; i < num_reg_params; i++)
	{
		if (reg_params[i].direction != PARAM_OUT)
		{
oharboe's avatar
oharboe committed
644

645
646
647
			reg_t *reg = register_get_by_name(armv4_5->core_cache, reg_params[i].reg_name, 0);
			if (!reg)
			{
648
				LOG_ERROR("BUG: register '%s' not found", reg_params[i].reg_name);
649
650
				exit(-1);
			}
oharboe's avatar
oharboe committed
651

652
653
			if (reg->size != reg_params[i].size)
			{
654
				LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params[i].reg_name);
655
656
				exit(-1);
			}
oharboe's avatar
oharboe committed
657

658
659
660
			buf_set_u32(reg_params[i].value, 0, 32, buf_get_u32(reg->value, 0, 32));
		}
	}
oharboe's avatar
oharboe committed
661

662
663
	for (i = 0; i <= 16; i++)
	{
664
665
666
667
668
669
670
671
672
		u32 regvalue;
		regvalue = buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_algorithm_info->core_mode, i).value, 0, 32);
		if (regvalue != context[i])
		{
			LOG_DEBUG("restoring register %s with value 0x%8.8x", ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_algorithm_info->core_mode, i).name, context[i]);
			buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_algorithm_info->core_mode, i).value, 0, 32, context[i]);
			ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_algorithm_info->core_mode, i).valid = 1;
			ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_algorithm_info->core_mode, i).dirty = 1;
		}
673
674
675
676
	}
	buf_set_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 32, cpsr);
	armv4_5->core_cache->reg_list[ARMV4_5_CPSR].valid = 1;
	armv4_5->core_cache->reg_list[ARMV4_5_CPSR].dirty = 1;
oharboe's avatar
oharboe committed
677

678
679
680
681
682
683
	armv4_5->core_state = core_state;
	armv4_5->core_mode = core_mode;

	return retval;
}

684
685
686
687
688
int armv4_5_run_algorithm(struct target_s *target, int num_mem_params, mem_param_t *mem_params, int num_reg_params, reg_param_t *reg_params, u32 entry_point, u32 exit_point, int timeout_ms, void *arch_info)
{
	return armv4_5_run_algorithm_inner(target, num_mem_params, mem_params, num_reg_params, reg_params, entry_point, exit_point, timeout_ms, arch_info, armv4_5_run_algorithm_completion);
}

689
int armv4_5_init_arch_info(target_t *target, armv4_5_common_t *armv4_5)
oharboe's avatar
oharboe committed
690
{
691
692
693
694
695
	target->arch_info = armv4_5;

	armv4_5->common_magic = ARMV4_5_COMMON_MAGIC;
	armv4_5->core_state = ARMV4_5_STATE_ARM;
	armv4_5->core_mode = ARMV4_5_MODE_USR;
oharboe's avatar
oharboe committed
696

697
698
	return ERROR_OK;
}