arm_adi_v5.h 6.44 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
/***************************************************************************
 *   Copyright (C) 2006 by Magnus Lundin                                   *
 *   lundin@mlu.mine.nu                                                    *
 *                                                                         *
 *   Copyright (C) 2008 by Spencer Oliver                                  *
 *   spen@spen-soft.co.uk                                                  *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, write to the                         *
 *   Free Software Foundation, Inc.,                                       *
 *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
 ***************************************************************************/
#ifndef ARM_ADI_V5_H
#define ARM_ADI_V5_H

#include "target.h"
#include "register.h"
#include "arm_jtag.h"

30
31
#define DAP_IR_DPACC	0xA
#define DAP_IR_APACC	0xB
32
33
34
35
36
37
38
39

#define DPAP_WRITE		0
#define DPAP_READ		1
#define DP_ZERO			0
#define DP_CTRL_STAT	0x4
#define DP_SELECT		0x8
#define DP_RDBUFF		0xC

zwelch's avatar
zwelch committed
40
41
42
43
44
45
46
47
48
#define CORUNDETECT		(1 << 0)
#define SSTICKYORUN		(1 << 1)
#define SSTICKYERR		(1 << 5)
#define CDBGRSTREQ		(1 << 26)
#define CDBGRSTACK		(1 << 27)
#define CDBGPWRUPREQ	(1 << 28)
#define CDBGPWRUPACK	(1 << 29)
#define CSYSPWRUPREQ	(1 << 30)
#define CSYSPWRUPACK	(1 << 31)
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63

#define	AP_REG_CSW		0x00
#define AP_REG_TAR		0x04
#define AP_REG_DRW		0x0C
#define AP_REG_BD0		0x10
#define AP_REG_BD1		0x14
#define AP_REG_BD2		0x18
#define AP_REG_BD3		0x1C
#define AP_REG_DBGROMA	0xF8
#define AP_REG_IDR		0xFC

#define CSW_8BIT		0
#define CSW_16BIT		1
#define CSW_32BIT		2

zwelch's avatar
zwelch committed
64
#define CSW_ADDRINC_MASK	(3 << 4)
65
#define CSW_ADDRINC_OFF		0
zwelch's avatar
zwelch committed
66
67
68
69
70
#define CSW_ADDRINC_SINGLE	(1 << 4)
#define CSW_ADDRINC_PACKED	(2 << 4)
#define CSW_HPROT			(1 << 25)
#define CSW_MASTER_DEBUG	(1 << 29)
#define CSW_DBGSWENABLE		(1 << 31)
71
72
73
74
75
76
77
78

/* transaction mode */
#define TRANS_MODE_NONE			0
/* Transaction waits for previous to complete */
#define TRANS_MODE_ATOMIC		1
/* Freerunning transactions with delays and overrun checking */
#define TRANS_MODE_COMPOSITE	2

79
struct swjdp_reg
80
81
{
	int addr;
82
	struct arm_jtag *jtag_info;
83
};
84

85
struct swjdp_common
86
{
87
	struct arm_jtag *jtag_info;
88
	/* Control config */
89
	uint32_t dp_ctrl_stat;
90
	/* Support for several AP's in one DAP */
91
	uint32_t apsel;
92
	/* Register select cache */
93
94
95
	uint32_t dp_select_value;
	uint32_t ap_csw_value;
	uint32_t ap_tar_value;
96
	/* information about current pending SWjDP-AHBAP transaction */
97
98
99
	uint8_t  trans_mode;
	uint8_t  trans_rw;
	uint8_t  ack;
100
	/* extra tck clocks for memory bus access */
101
	uint32_t	memaccess_tck;
102
	/* Size of TAR autoincrement block, ARM ADI Specification requires at least 10 bits */
103
	uint32_t tar_autoincr_block;
104

105
};
106

107
/* Accessor function for currently selected DAP-AP number */
108
static inline uint8_t dap_ap_get_select(struct swjdp_common *swjdp)
109
{
110
	return (uint8_t)(swjdp ->apsel >> 24);
111
112
}

113
/* Internal functions used in the module, partial transactions, use with caution */
114
115
116
117
118
119
120
121
122
123
124
int dap_dp_write_reg(struct swjdp_common *swjdp, uint32_t value, uint8_t reg_addr);
/* int swjdp_write_apacc(struct swjdp_common *swjdp, uint32_t value, uint8_t reg_addr); */
int dap_dp_read_reg(struct swjdp_common *swjdp, uint32_t *value, uint8_t reg_addr);
/* int swjdp_read_apacc(struct swjdp_common *swjdp, uint32_t *value, uint8_t reg_addr); */
int dap_setup_accessport(struct swjdp_common *swjdp, uint32_t csw, uint32_t tar);
int dap_ap_select(struct swjdp_common *swjdp,uint8_t apsel);

int dap_ap_write_reg(struct swjdp_common *swjdp, uint32_t addr, uint8_t* out_buf);
int dap_ap_write_reg_u32(struct swjdp_common *swjdp, uint32_t addr, uint32_t value);
int dap_ap_read_reg(struct swjdp_common *swjdp, uint32_t addr, uint8_t *in_buf);
int dap_ap_read_reg_u32(struct swjdp_common *swjdp, uint32_t addr, uint32_t *value);
125
126

/* External interface, partial operations must be completed with swjdp_transaction_endcheck() */
127
int swjdp_transaction_endcheck(struct swjdp_common *swjdp);
128

129
/* MEM-AP memory mapped bus single uint32_t register transfers, without endcheck */
130
131
int mem_ap_read_u32(struct swjdp_common *swjdp, uint32_t address, uint32_t *value);
int mem_ap_write_u32(struct swjdp_common *swjdp, uint32_t address, uint32_t value);
132
133

/* MEM-AP memory mapped bus transfers, single registers, complete transactions */
134
int mem_ap_read_atomic_u32(struct swjdp_common *swjdp,
135
		uint32_t address, uint32_t *value);
136
int mem_ap_write_atomic_u32(struct swjdp_common *swjdp,
137
		uint32_t address, uint32_t value);
138
139

/* MEM-AP memory mapped bus block transfers */
140
int mem_ap_read_buf_u8(struct swjdp_common *swjdp,
141
		uint8_t *buffer, int count, uint32_t address);
142
int mem_ap_read_buf_u16(struct swjdp_common *swjdp,
143
		uint8_t *buffer, int count, uint32_t address);
144
int mem_ap_read_buf_u32(struct swjdp_common *swjdp,
145
146
		uint8_t *buffer, int count, uint32_t address);

147
int mem_ap_write_buf_u8(struct swjdp_common *swjdp,
148
		uint8_t *buffer, int count, uint32_t address);
149
int mem_ap_write_buf_u16(struct swjdp_common *swjdp,
150
		uint8_t *buffer, int count, uint32_t address);
151
int mem_ap_write_buf_u32(struct swjdp_common *swjdp,
152
		uint8_t *buffer, int count, uint32_t address);
153
154

/* Initialisation of the debug system, power domains and registers */
155
int ahbap_debugport_init(struct swjdp_common *swjdp);
156

157

158
/* Commands for user dap access */
159
int dap_info_command(struct command_context_s *cmd_ctx,
160
		struct swjdp_common *swjdp, int apsel);
161
162

#define DAP_COMMAND_HANDLER(name) \
163
		COMMAND_HELPER(name, struct swjdp_common *swjdp)
164
165
166
167
DAP_COMMAND_HANDLER(dap_baseaddr_command);
DAP_COMMAND_HANDLER(dap_memaccess_command);
DAP_COMMAND_HANDLER(dap_apsel_command);
DAP_COMMAND_HANDLER(dap_apid_command);
168

169
#endif